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The performance of analog integrated circuits is dependent on the 
technology. Digital circuits are scalable in nature, and the same circuit can be 
scaled from one technology to another with improved performance. But, in analog 
integrated circuits, the circuit components must be re-designed to maintain the 
desired performance across different technologies. Moreover, in the case of digital 
circuits, minimum feature-size (short channel length) devices can be used for 
better performance, but analog circuits are still being designed using channel 
lengths larger than the minimum feature sizes. 
The research in this thesis is aimed at understanding the impact of 
technology scaling and short channel length devices on the performance of analog 
integrated circuits. The operational amplifier (op amp) is chosen as an example 
circuit for investigation. The performance of the conventional op amps are studied 
across different technologies for short channel lengths, and techniques to develop 
technology-independent op amp architectures have been proposed. In this 
research, three op amp architectures have been developed whose performance is 
relatively independent of the technology and the channel length. They are made 
scalable, and the same op amp circuits are scaled from a 0.25 mµ  CMOS onto a 
0.18 mµ  CMOS technology with the same components. They are designed to 
achieve large small-signal gain, constant unity gain-bandwidth frequency and 
constant phase margin. They are also designed with short channel length 
 xxii
transistors. Current feedback, mg  boosted, CMOS source followers are also 






  Most analog integrated circuits are fabricated in digital CMOS 
technologies. In the past years, the performance of digital CMOS circuits has 
improved with advances in the digital technology. The minimum feature size has 
been constantly getting scaled down, which has imparted the capability to build 
digital circuits with smaller area, high speed, and reduced parasitics. But, analog 
circuits are still being made using longer channel length transistors due to the 
degrading effects of smaller channel length on the circuit performance. Digital 
circuits are scalable in nature, i.e., with course of time; the same circuit has been 
scaled onto an improved technology with little re-work. But, in case of analog 
circuits, when moving from an older to a newer technology, the aspect ratios of 
most of the transistors need to be redesigned to maintain the desired performance. 
The research in this thesis is aimed at developing analog circuit design techniques 
for 
• Scalable architectures with technology-independent performance 
• Use of all minimum feature-size channel length transistors in the design 
 
An operational amplifier (op amp) was chosen as the example circuit. 
Three op amp architectures, namely OP1, OP2, and OP3 were developed to 
verify technology-independent performance. A mg  boosted source follower was 
also developed, and it was integrated with the op amps to buffer their outputs.  
 2 
The first op amp architecture, OP1, was designed to achieve constant 
small-signal gain and phase margin when scaled as-it-is onto different 
technologies. It was designed using all minimum feature-size channel length 
devices in the corresponding technologies. This architecture was simulated using 
the BSIM3v3 models in a 0.25 mµ  CMOS process and a 0.18 mµ  CMOS 
process with minimum feature-size channel lengths in each of them. This 
architecture was not fabricated and only the simulation results are presented. 
The second op amp architecture, OP2, was designed to achieve maximum 
small-signal gain and constant phase margin when scaled as-it-is onto different 
technologies. It was also designed using all minimum feature-size channel length 
devices in the corresponding technologies. This op amp was fabricated in both the 
0.25 mµ  CMOS and the 0.18 mµ  CMOS processes. The simulated and measured 
results for this architecture are presented. In this op amp, a technology-
independent bias circuit, which uses an adaptive PMOS bulk drive mechanism to 
bias the transistors of the op amp, was also fabricated, and the results are 
presented. 
The third op amp architecture, OP3, was designed to achieve maximum 
small-signal gain, constant unity gain-bandwidth frequency, and constant phase 
margin when scaled as-it-is onto different technologies. It was designed using 
channel lengths, which were twice as large as the minimum feature-size in the 
corresponding technologies. The simulated and measured results for this 
architecture in both the CMOS processes are presented. 
 3 
Three circuit topologies of mg  boosted source followers using current 
feedback were developed, and one of them was used to buffer the outputs of the 
op amps. The performance of these source followers was dependent on the 
technology parameters. The buffered op amps were fabricated in both the 0.25 
mµ  CMOS and the 0.18 mµ  CMOS processes. The simulated and measured 
results for this architecture are presented. 
The organization of the thesis is as follows. In Chapter 2, various 
implications of using small channel length devices on the circuit performance are 
studied. The technology also has a major influence on the circuit performance, 
and its effect on two commonly used op amp configurations are studied in this 
chapter. Two gain stages: one with constant gain and the other with maximum 
gain are developed while using all small channel length devices. Finally, this 
chapter concludes with the development of an approximate technique to bias a 
MOS device at the onset of weak inversion. 
In Chapter 3, the transistor-level implementation of the gain stages, 
developed in Chapter 2, are presented along with their biasing scheme. A negative 
resistance scheme is used to boost the small-signal gain of these gain stages. The 
effect of various non-idealities (like, bulk-effects) in these gain stages are also 
discussed in this chapter. 
In Chapter 4, two versions of the two-stage Miller compensated op amp is 
developed using the gain stages from the previous chapters. The architecture of 
this op amp is made scalable for easy migration across different technologies. 
These op amps are designed to achieve appreciable small-signal gain and constant 
 4 
phase margin across different technologies. Various performance specifications of 
the op amps are investigated for small channel length and technology-independent 
performance. This chapter concludes with the simulation and measurement results 
for these op amps. 
In Chapter 5, a technology-independent op amp with large small-signal 
gain and constant unity gain-bandwidth frequency and phase margin is developed. 
A constant mg  biasing scheme along with the compensation of the op amp is 
discussed in this chapter. The chapter concludes with the simulation and 
measurement results for this op amp. 
In Chapter 6, buffered versions of the op amps, developed in the previous 
chapters, are presented. The op amps are buffered using mg  boosted source 
followers using current feedback. The simulation and the measurement results for 
the source followers and the buffered op amps are presented in this chapter. 
Lastly, in Chapter 7, contributions of this research and the scope of future 
work are discussed. 
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Chapter 2 
Implications of Short Channel Length and Technology Dependence on 
Circuit Performance 
 
Analog integrated circuits are primarily fabricated in standard digital 
CMOS processes. The improvements in digital CMOS technologies have made 
way for improvements in the analog circuits. The advances in digital CMOS 
processes have allowed the shrinking of device dimensions to 90 nm or smaller. 
The performance of digital circuits has improved largely due to shrinking of the 
device sizes. Though the digital process can support extremely small channel 
lengths, analog circuits are still designed using long channel transistors in order to 
achieve the desired circuit performance. As in the case of the digital circuits, 
scaling down of the device geometries in the analog circuits could improve circuit 
performance in terms of lower area, reduced parasitics, higher speed, low-voltage 
low-power operation among others. But, the use of all small channel length 
devices has always been avoided while designing analog circuits. Sometimes, in 
order to partially achieve the advantages of small channel lengths, a mixed design, 
which uses a mixture of both small channel length devices as well as large 
channel length devices, has been used to build analog circuits. Some of the major 
degrading factors arising as a result of the use of small channel length devices are 
as follows: 
i. Small channel length transistors have large channel length modulation effects 
that reduce the small-signal drain-to-source resistance drastically.  
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ii. Decreasing the channel length causes a decrease in the effective channel area 
below the gate of the MOS transistor. Mismatch and noise are inversely 
proportional to the effective area, and they become large with smaller channel 
lengths. 
iii. Smaller channel length transistors are also very difficult to dc bias, and they 
tend to introduce non-idealities in the conventional dc biasing schemes such 
as current mirroring. In a current mirror, when the devices are operated in 
strong inversion, large channel length modulation effects cause a wide 
variation in the drain current as a function of the output voltage. This becomes 
even worse in weak inversion due to the exponential dependence of the drain 
current on the drain voltage.  
 
Conventional analog circuit architectures cannot overcome most of these 
problems. New architectures and design techniques are needed to make analog 
circuits work properly with minimum channel lengths. References to research 
work involved in circuit design with minimum channel lengths are limited [2]-
[16]. Based on the past modeling, simulation and experimental work done in the 
area of sub-micron CMOS design, the effects of smaller channel lengths on circuit 
performance, like, dc biasing, small-signal gain, mismatch, supply voltage limits, 





2.1 DC Biasing 
Proper dc biasing of an analog circuit is the first step towards achieving 
the desired performance. Most of the analog circuits are current biased using 
various current sources and sinks [1]. It is important to study the effect of smaller 
channel lengths on the performance of these current sources and sinks.  
In a current sink (or a source), it is desired that the output current remains 
fairly constant over a wide output voltage range, i.e., the output resistance should 
be large, and the magnitude of current should remain fairly constant. The lower 
limit of the output voltage range, where the current tends to vary, can be referred 
to as minV . This minimum output voltage, minV , can be visualized as a point at 
which the current sink starts to deviate largely from its ideal behavior (this 
happens when the mirrored transistor moves from saturation into the triode region 
of operation). When using small channel length devices, the current mirroring 
does not remain constant over the output voltage range primarily due to large 
channel length modulation effects.  
Four different types of NMOS current sinks are considered in this section, 
and their performance with different channel lengths (1.3 mµ , 0.4 mµ  and 







a) Simple NMOS Current Sink 
 
The simple NMOS current sink, shown in Figure 2.1, is the most commonly used 
current mirror used for biasing. This circuits works well for longer channel 
lengths, but its performance degrades largely with decreasing channel lengths. As 
the channel length becomes smaller, the drain current suffers from large channel 
length modulation effects in the saturation region (as seen in Figure 2.1). Thus, 
for smaller channel lengths, this scheme is not suitable for biasing. 
 
 
Figure 2.1. Simple NMOS current sink 
 
b) Cascode NMOS Current Sink 
 
In the cascode NMOS current sink, shown in Figure 2.2, due to the cascoded 
output stage (which gives high output resistance), the drain current remains fairly 
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constant for smaller channel lengths over the output voltage range. But in this 
scheme, the value of the minimum output voltage, minV , for proper mirroring 
operation is large, and it is not suitable for use in circuits operated with smaller 
power supplies. The voltage supplies for the present day analog circuits are being 
scaled down for low power applications, and most of the current CMOS 
technologies cannot tolerate more than 3 V. Thus, it is very important that the 
value of minV  be kept fairly small. 
 
 
      Figure 2.2. Cascode NMOS current sink 
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c) Self-biased Cascode NMOS Current Sink 
 
The self-biased NMOS cascode current sink, shown in Figure 2.3, shows better 
performance over the cascode current sink for smaller channel lengths. It has a 
smaller value of minV , and it also shows relatively constant current over the output 
voltage range. This architecture can be used as a relatively simple biasing scheme 
for small channel length devices. However, this circuit has problems when the 
bias current is small. It requires a large value of the resistor to generate smaller 
biasing currents, which becomes a limitation in terms of the area and accuracy of 
the integrated resistor. 
 
 





d) High-swing Cascoded NMOS Current Sink 
 
The high-swing cascoded NMOS current sink is shown in Figure 2.4. It can be 
seen that even with smaller channel lengths, the mirrored current remains 
appreciably constant over a wide output voltage range, and the value of minV  is 
also small. This biasing scheme seems to be the best while using small channel 
length devices, but an extra biasing voltage needs to be generated to bias the 
upper NMOS transistors.  
 





2.2 Small-Signal Gain 
In most of the analog circuits, small-signal ac voltage gain is one of the 
most important performance specifications. For a long channel, square law MOS 











εµµ ==/                   
oxε  is the gate oxide permitivity, and oxt  is the oxide thickness. The above 
expression of transconductance assumes a square-law model, but for smaller 
channel lengths, the drain current model tends to become linear, primarily due to 
the degradation of mobility with decreasing channel length. While using small 
channel lengths, the expression for the drain current and the transconductance 
becomes mathematically intensive and complicated. Thus, Equation (2.1) is a 
simple approximation (generally an under estimation) of the transconductance for 
small channel lengths. With improvements in CMOS technology, the channel 
lengths of the devices have shrunk down, which gives large transconductance. 
The oxide thickness has also decreased causing an increase in the 
transconductance of the device. On the other hand, smaller channel lengths cause 
large channel length modulation effects. The drain-to-source resistance, dsr , of the 




r Ads =          (2.2) 
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where, the Early voltage, AV , decreases strongly with smaller channel lengths 
causing a decrease in dsr  (shown in Figure 2.5). As an example, the Early voltage 
for a channel length of 0.5 mµ  in a 0.18 mµ  CMOS process was found to be 3.6 
V. Overall, the small-signal gain, given by the product of mg  and dsr , is 
significantly reduced due to smaller channel lengths. The variation in small-signal 
voltage gain with varied channel lengths was studied through simulations and is 
shown in Figure 2.6. In these simulations, the channel lengths were varied, but the 
aspect ratio was kept the same in each case. 
 
 
      Figure 2.5. Channel length modulation effect with varied channel lengths 
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Mismatch in MOS transistors is a very serious issue, especially in high-
precision analog circuits (like an operational amplifier). Mismatch in CMOS 
circuits gives rise to voltage and current offsets that degrade the circuit 
performance. Mismatch can be broadly classified into two types: Mismatch due to 
processing, and mismatch in design. Mismatch due to processing occurs in the 
fabrication phase, where devices with identical geometries in design have 
mismatched geometries after fabrication due to processing defects and limitations. 
Mismatch in design is caused in the design phase due to mismatched biasing 
conditions in the circuit. This kind of mismatch gives rise to an offset referred to 
as “systematic offset”.  Examples of mismatch in design could be as follows: 
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i. In a differential input pair consisting of two identical MOS transistors with 
equal input voltages, they carry different currents. 
ii. In a current mirror circuit, the mirrored and the reference currents are 
mismatched. 
 
In most cases, the mismatches in the design phase are eliminated using 
various design techniques. Most of the final offsets present in the circuit are 
caused during processing resulting in mismatches in transistor geometries. A lot 
of work has been done in characterizing MOS transistor mismatches through 
analytical modeling and experimental results [2-10]. The understanding of 
mismatch in MOS transistors is largely based on analytical equations whose 
parameters have been extracted from experimental results. Physics-based 
equations explaining mismatch has not been fully explored. All of these mismatch 
analyses (except [7] and [9]) do not consider devices with extremely small 
channel lengths (like, mµ35.0 , mµ25.0 , mµ18.0  or less). In [7] and [9], mismatch 
analysis on transistors with channel lengths as low as mµ24.0  has been studied 
through experimental data.  
The saturated drain-current equation, in a simplified form, can be given by 
  
( ) ( )DSTGSD V
VV
I λβ +−= 1
2
2




COXµβ = , TV is the threshold voltage, and λ is the channel length 
modulation parameter. The threshold voltage can be expressed as [2] 
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V −++= φφ 2      (2.4) 
where, MSφ  is the metal-semiconductor work function, Fφ  is the Fermi-potential 
of the bulk, DQ  is the average depletion charge density, and SSQ  is the trapped 
charge density inside the gate oxide. The average depletion charge per unit gate 
area can be further expressed as 
  ( )( )( )SUBSiD qNLWQ ε2=       (2.5) 
where, SUBN  is the substrate doping density. It can be seen from Equations (2.3) 
through (2.5) that mismatches during fabrication will cause 
i. Mismatch in the threshold voltage of the devices. 
ii. Mismatch in β . 
iii. And, finally mismatch in the drain current. 
All of them are described next. 
 
i. Threshold voltage mismatch. 


















12 −+=σ                                             (2.6) 
For smaller values of L, the second term in R.H.S of Equation (2.6) will cause a 
large variance in threshold voltage. The third term in R.H.S of this equation will 
cause a reduction in the variance of the threshold voltage with increasing channel 
width.  
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In general, it is found that the effect of the second term is much larger than 
the third term when the geometries are varied. Thus, it can be summarized that 
a) For large values of W  and L , the variance of the threshold voltage 
reduces to 









12 ∝=σ      (2.7) 
b) For large W  and extremely small channel lengths, the variance of the 









V ∝=σ      (2.8) 
 
Generally, the standard deviation of the threshold voltage mismatch is 
inversely proportional to square root of the device area. In [7], based on 
experimental results with smaller channel lengths, it was found to vary inversely 
with [ ] 4/3area . The smallest threshold voltage mismatch can be obtained for large 
L  and small W . But this condition may not be suitable for the design 
requirements where mostly higher aspect ratios (W/L) are needed for larger 
transconductances. In [4], it is suggested that the threshold voltage mismatch can 






drawn =  where DW  and DL  are the 
lateral out-diffusions along the channel width and the channel length respectively 
during processing. This condition will make the aspect ratios for the transistors 
constant, and it might not agree with the design requirements.  
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ii.  β  mismatch: β  can be expressed as 





Cµβ =       (2.9) 
The variation in β  is primarily caused by variations in the mobility and the 
device dimensions. The effect of mobility variation (caused by dopant variation) 
is the most dominant. In general, β  mismatch follows the same trend as the 
threshold voltage mismatch. 
 
iii. Drain current mismatch. 
In [9], the relationship between drain current mismatch and mismatches in 





















              (2.10) 
Mismatch in drain current will result in “systematic offset”. The improvement in 
drain current matching requires improved matching for both TV and β . The 
conditions for better TV  and β  matching are the same: larger channel lengths 
have better matching than smaller channel lengths, and larger device area 
improves matching.  
There is another aspect of matching related to back-gate bias for MOS 
transistors in weak inversion [3,5]. The source-to substrate bias can play an 
important role in matching of the drain current. The minimum feature size studied 
in [3,5] was 1.2 mµ . In this study, the following were shown for weakly inverted 
MOS devices through experimental data: 
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a) Reversed-biased source-to-substrate junction degraded matching in the 
drain currents. 
b) Forward biased source-to-substrate junction improved matching of the 
drain currents. 
This study showed that forward biasing the bulks can yield better matching, but it 
imposes problems of latch-up, and the magnitude of forward-biased current 
through the source-to-bulk diodes need to be controlled for proper circuit 
operation. The actual matching performance of different device geometries can be 
studied through experimental data as done in [2-10]. It can also be studied through 
design for different channel lengths.  
 
When designing circuits using minimum feature-size channel lengths, the 
following conclusions can be drawn about matching, 
• Small channel lengths worsen matching. With smaller channel lengths, the 
widths need to be made larger to achieve some improvement in matching due 
to larger device area. Larger widths will tend to make the device operate in 
weak inversion. 
• Transistors, when operated in weak inversion can have improved matching 
with forward biasing of source-to-substrate junction diodes. 
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2.4 Limits on Supply Voltage 
The current state of the CMOS technology has allowed tremendous 
downscaling in geometry, but it has also scaled down the limits of the power 
supply voltages. In most of the current CMOS processes, the maximum allowable 
supply voltage is less than 3 volts. Using a first-order approximation, the 
maximum supply voltage in a process can be approximated as 10 times the 
minimum feature size in that process. Application of higher supply voltages can 
result in higher reversed-biased diode junction voltages (like across the drain-
substrate junction), and it can cause avalanche breakdown of the junctions. The 
gate oxide thickness has also decreased causing an increase in the electric field 
inside the oxide. For higher gate bias voltages, the electric field inside the gate 
oxide can exceed the maximum value of the critical electric field for oxide 
breakdown causing large tunneling gate current. With smaller channel lengths, the 
distribution of potential near the drain end becomes steeper, and the derivative of 
the potential (electric field) near the drain end is large. This causes hot carrier 
degradation due to the generation of hot electrons and holes. Thus, the 
performance of the smaller channel length devices will get degraded with 




The limits of supply voltage are being scaled down with the scaling of the 
CMOS technology. The output swing levels of the circuits are dependent on the 
supply voltage, which are also getting scaled down with technology. For most of 
the analog circuits, dynamic range is an important specification. The upper limit 
of the dynamic range is dependent on the maximum output swing level, and the 
lower limit is dependent on the noise floor. Since the upper limit of the dynamic 
range is getting scaled down due to downscaling of the supply voltage, there is 
tremendous need to reduce the noise floor to achieve appreciable dynamic range. 
So, circuits designed in minimum channel lengths should have low noise. In 
CMOS circuits, the various sources of noise can be visualized as [11] 
 
 Flicker or f1  noise: This noise is due to the random generation and 
recombination of carriers at the 2SiOSi −  interface. The generation and 
recombination lifetime of these carriers is large, thus this kind of noise is very 
dominant in lower frequency, and it is negligible in higher frequencies. In a 
MOS transistor, flicker noise can be expressed as 



















      (2.11) 
      where, KF  is the noise factor, and f  is the frequency. 
 This is the dominant source of noise at low frequencies. With technology 
scaling, the values of /K  and oxC  are increasing, which will lower the flicker 
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noise, but the use of smaller channel lengths will cause more noise due to 
decrease in area as suggested by Equation (2.11). So, when designing circuits 
at minimum channel length, larger widths should be used to reduce flicker 
noise. The flicker noise can also be reduced by switched-biased techniques 
[12-14]. If a switching pulse waveform is used to periodically switch the 
circuit from on to off state, then the flicker noise is present only in the on 
cycle when the carriers are present in the channel. In the off state, the channel 
is depleted of carriers, and the flicker noise is negligible. Using a 50% duty 
cycle of the switching waveform, the flicker noise can be reduced by a factor 
of 2. This technique is specially suited for oscillators whose phase noise can 
be reduced using this technique. In [12,13], it is also reported that larger 
reduction of the flicker noise can be achieved by turning off the device from 
strong inversion to strong accumulation. The reduction in the flicker noise is 
directly proportional to how much the device is pushed from inversion into 
accumulation. This reduction in the flicker noise is also inversely proportional 
to the switching frequency.  
When using smaller channel lengths, the most viable way to reduce the 
flicker noise is to increase the width of the input transistors and maintain very 
high gain from the input to the output. Thus, the input stage will become the 
dominant source of noise, and the gain will reduce the noise contributions 
from various other elements in the following stages of the circuit. In Figure 
2.7, simulation results for the flicker noise at 1 Hz are presented. The channel 
length of the devices was fixed at 0.25 mµ . The widths of the input transistors 
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were varied to study their effect on the flicker noise. As expected, the flicker 
noise decreased with increase in the channel width. 
            
 
Figure 2.7. Simulation results of the flicker noise at 1 Hz with varied input 
transistor widths. 
 
ii. Thermal noise of the channel: Thermal noise is caused by the carriers in the 
channel. The channel acts as a resistor when inverted, and it gives rise to 
thermal noise. The classical noise model for drain thermal noise is given by 




4 γ                                 (2.12) 
      where, ( )dsmbmd gggg ++=0 , and γ  is a bias dependent parameter. 3/2=γ  
in saturation and 13/2 << γ  in the triode region. This noise model is valid 
only for long channel devices. In small geometry devices, most of the carriers 
travel with saturation velocity, and they cause more thermal noise in the 
channel.  
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Various new thermal noise models have been proposed in [12,15,16] 
for smaller geometries, where the thermal noise was modeled as 











                        (2.13) 
where, effµ  is the effective carrier mobility in the channel, invQ  is the 
inversion channel charge per unit area, and LLLeff ∆−= . L  is the channel 
length, and L∆  is the reduction in the channel length caused in saturation due 
to extension of the drain depletion region into the channel. In small channel 
length devices operated in saturation, the thermal noise in the channel is very 
large due to smaller value of effL . Much of the increase in noise may be 
attributed to large channel length modulation and drain-induced barrier 
lowering effects. The thermal noise in the channel can be kept low with 
smaller values of invQ , which will correspond to smaller drain currents. As 
reported in [11], using back gate reversed-biased technique, the thermal noise 
in the channel can be reduced for devices with small channel lengths and large 
widths. Experimental results also show that the thermal noise in the channel is 
directly proportional to the drain current [15].  
 
iii. Gate resistance noise: This noise is due to the thermal noise generated by the 
gate resistance, which is caused by the finite gate contact resistance and finite 
sheet resistance of the gate material. The gate resistance ( )gR  can be given by 









,         (2.14) 
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where, sqgR ,  is the sheet resistance of the gate. 
It is desired to have low sheet resistance and small aspect ratio to reduce the gate 
resistance noise. For MOS devices with polysilicide gates, this noise becomes 
insignificant. 
 
iv. Induced gate noise: This noise is due to the thermal noise generated by the 
carriers in the channel, which capacitively gets coupled on to the gate as a 
gate current. This noise is highly correlated to the thermal noise in the 
channel. It is dependent on the value of the gate oxide capacitance. With 
shrinking technology, the gate oxide capacitance has increased, which has 
decreased the gate capacitive reactance. Thus, at lower frequencies, more 
capacitive coupling of thermal noise takes place from the channel to the gate. 
Smaller gate dimensions will reduce this noise effect due to reduction in the 
gate oxide capacitance, but this will tend to increase other noise effects. 
 
In summary, the flicker noise can be reduced by using larger channel widths and 
switched-biasing techniques. Decreasing the drain current can reduce the thermal 
noise, but it will affect the circuit performance. The induced gate noise can be 
reduced with smaller device area, which generally is not a good choice. 
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2.6 High Frequency Performance 
One of the major reasons for using smaller device dimensions is to achieve 
higher bandwidth. The bandwidth of a circuit is either limited by the external load 
capacitance, or the internal parasitic capacitances of the nodes. For smaller output 
load capacitances, decrease in the width and the length of the devices will cause a 
decrease in the parasitic capacitances, which will improve the bandwidth. In 
CMOS processes, a figure of high frequency limitation is given by the “transition 






f ≅        (2.15) 
It is evident that Tf  will increase as the device dimensions are scaled down 
because the transconductance of the MOS device increases with decrease in the 
channel length, which also causes a decrease in gsC . Overall, from Equation 




Distortion is an important performance specification in most of the analog 
circuits. It is often given by THD (total harmonic distortion), which is a ratio of 
the power in the fundamental component to the combined power of all the higher 
order harmonics of the non-linear circuit. The power in the fundamental 
component is dependent on the linear gain of the circuit. In CMOS circuits, this 
linear gain is often the product of mg  and dsr  of the MOS devices. Small channel 
length devices tend to show a linear transfer characteristics, i.e., their drain 
current varies almost linearly with the gate bias. This inherently makes the mg  
almost constant with variations in the gate bias, which is an essential requirement 
for good distortion performance. On the other hand, smaller channel length 
devices have poor dsr  due to large channel length modulation effects, and it varies 
appreciably with change in dsV . This has a major effect on the reduction of the 
linear gain of the circuit, and it strengthens the harmonics. This causes a decrease 




2.8 Summary of Use of Minimum Channel Lengths 
Smaller channel lengths affect conventional DC biasing schemes. The 
limit on power supply is decreasing, and there is a need for new biasing schemes 
that can perform well with lower power supplies. Small-signal gain is an 
important specification, and large channel length modulation effects in smaller 
channel length devices heavily degrade it. Use of small channel lengths increase 
noise as well as mismatch. The distortion performance is also degraded with 
smaller channel length devices. Other than the bandwidth, almost all of the 
important performance specifications of the circuit are degraded due to the use of 
smaller channel lengths. Conventional circuit architectures will tend to fail when 
designed in minimum channel lengths, and there is a need to develop new design 
techniques suitable for minimum channel length designs. 
The performance of the analog CMOS circuits is not only dependent on 
the channel length, but it is also dependent on the technology. Digital circuits are 
often scaled when moving from one technology to another, but scalability is a 
challenge for the analog circuits. The performance of the analog circuit is 
dependent on various parameters, which are dependent on the technology. In the 
following section, the dependence of the performance of the analog circuits on the 





2.9 Technology-Dependent Circuit Performance 
 The various implications of using small channel length devices were 
discussed in the previous sections. In this section, various aspects related to the 
dependence of the circuit performance on the technology are discussed. The drain 
current equation of a MOS transistor in saturation is given by 
  







'      (2.16) 
Equation (2.16) is valid only for long channel length devices, and it is an 
approximation for smaller channel lengths. In this equation, 'K , TV , and λ  can 
be seen as the technology-dependent parameters. Across different technologies, 
these 3 parameters will vary causing a change in the drain current. This will 
change the biasing conditions of the circuit and affect the circuit performance.  
 The objective of the research in this thesis is to develop circuits whose 
performance is insensitive to the technology as well as the channel length. The 
drain current is dependent on the technology-dependent parameters. Also, for 
smaller channel lengths, the drain current given by Equation (2.16) is an 
approximation. Various drain current models for short channel lengths have been 
proposed; the most popular being the BSIM models [17]. For simplicity, the drain 
current equation for long channel devices is given by Equation (2.16) where 
  ( )2TGSD VVI −∝        (2.17) 
For small channel length devices, the drain current can be approximated as 
  ( )TGSD VVI −∝        (2.18) 
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It can be concluded that the drain current is not only dependent on the technology-
dependent parameters but also on the channel length. To develop a scalable 
architecture, the circuit performance needs to be made independent of the design 
equations, because these equations are sensitive to both the technology-dependent 
parameters as well as the channel length. A unified approach needs to be 
developed that will yield technology as well as channel length insensitive circuits. 
One way to achieve this is by expressing the performance specifications of the 
circuit as ratios, which will result in the same performance across different 
technologies as well as channel lengths.  
 In the following chapters, the design of technology-independent op amps 
with all small channel length devices will be discussed. The op amp has been 
chosen as an example circuit to study scalability and the impact of small channel 
lengths. In the following sections, some sample simulations of two commonly 
used op amp topologies will be presented for understanding the affect of the 
technology on the circuit performance. 
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2.9.1 Op Amp with Current-mirror Load 
 
A simple, two-stage, Miller-Compensated op amp is shown in Figure 2.8. It is one 
of the most widely-used versions of the op amp. In this section, the performance 
of this circuit will be verified across two different CMOS technologies. The 
importance of this exercise is to understand the effect of technology-dependent 
parameters on the circuit performance. . If the transistors of this op amp were 
scaled as-it-is into different technologies, then its performance will be affected. 
Simulations were performed on this op amp in a 0.25 mµ  CMOS and a 0.18 mµ  
CMOS technology. The same circuit (with the same device sizes) was used in 
both the technologies. Their performance is compared in Table 2.2. 
 




Table 2.1. Component values for the two-stage op amp with current mirror load 
 
Parameter Value 
biasI  10 Aµ  
8521 )5.0()5.0( SSSS ===  10 
43 SS =  10 
6S  100 
7S  100 
CC  0.5 pF 












The performance comparison of the two-stage, Miller-compensated opamp in two 
CMOS technologies is shown next. The channel length of all the devices was kept 
the same at 1 um in both the technologies, and the same aspect ratios were 
maintained in both of them. This simulation exercise was merely to study the 
effect of the technology on the circuit performance, and it was not aimed at 
studying the effect of small channel length devices. It can be seen that most of the 
performance specifications of the op amp changed in both the technologies. The 
value of vA  remained relatively large in both of them. The UGBW frequency 
changed, but the phase margin remained almost the same. In general, both the 
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UGBW frequency and the phase margin can change, and the circuit, which was 
stable in one technology, can become unstable in the other. The overall 
performance of the op amp will vary across different technologies. 
 
Table 2.2. Comparison of the simulated performance of the two-stage op amp 
with current mirror load in two different CMOS technologies 
 
Simulated value Performance specification 
0.25 mµ  CMOS 0.18 mµ  CMOS 
Vdd 2 V 1.5 V 
vA   83 dB 77 dB 
UGBW (CL= 1 pF)  20 MHz 27.5 MHz 
Phase margin  45 deg 43 deg 
Slew rate (CL= 1 pF) +20, -16 sV µ/  +22, -18 sV µ/  
ICMR  0.28 – 1.9 V  0.13 – 1.44 V 
CMRR 81 dB 73 dB 
PSRR 83 dB 79 dB 
Input referred noise  8.2 HzV /µ (1 Hz) 
 20 HznV / (1 MHz) 
 3.5 HzV /µ (1 Hz) 
 18 HznV / (1 MHz) 
Idd 73 Aµ   76 Aµ  
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2.9.2 Cascode Op Amp 
Similar to the two-stage, Miller-compensated op amp, a cascode op amp is being 
investigated in this section for technology-dependent performance. The cascode 
op amp is shown in Figure 2.9. The component values are shown in Table 2.3. If 
the transistors of this op amp were scaled as-it-is into different technologies, then 
its performance will be affected. Simulations were performed on this op amp in a 
0.25 mµ  CMOS and a 0.18 mµ  CMOS technology. The same circuit (with same 
device sizes) was used in both the technologies. Again, this simulation exercise 
was to verify technology dependence on the circuit performance; it was not aimed 
at studying the effects of small channel lengths. 
 





Table 2.3. Component values for the cascode op amp 
 
Parameter Value 
biasI  10 Aµ  
15321 )5.0()5.0( SSSS ===  10 
54147613 SSSSSS =====  100 
911108 SSSS ===  100 
12S  100 
21 RR =  2 ΩK  











The simulation results for the cascode op amp are shown in Table 2.4. The same 
circuit was simulated in both the technologies. It can be seen that the performance 
of the op amp does vary with change in technology, especially the UGBW 
frequency is affected the most. But, this op amp architecture seems to be less 
susceptible to change in technology than the two-stage op amp with current mirror 
load. The small-signal gain of the op amp was small because the architecture was 
not optimized for better gain. The stress in this exercise was to verify the effect of 
technology on the performance and not on the absolute value of the performance 
specifications in a particular technology. 
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Table 2.4. Comparison of the performance of the cascode op amp in two different 
CMOS technologies 
 
Simulated value Performance specification 
0.25 mµ  CMOS 0.18 mµ  CMOS 
Vdd 2 V 1.5 V 
vA  58 dB 54 dB 
UGBW (CL = 1 pF) 6 MHz 8 MHz 
Phase margin 80 deg 84 deg 
Slew rate (CL = 1 pF) +7.2, -6.5 sV µ/  +8.1, -7.9 sV µ/  
ICMR  0.1 – 1.46 V 0.1 – 1.22 V 
CMRR 63 dB 51 dB 
PSRR 32 dB 31 dB 
Input referred noise 37 HzV /µ (1 Hz) 
115 HznV / (1 MHz) 
18.45 HzV /µ (1 Hz) 
101 HznV / (1 MHz) 









2.10 Effect of Technology Scaling 
 
The performance of analog integrated circuits is effected by the 
technology-dependent parameter. At this point, it is meaningful to investigated the 
scaling of different circuit parameters with CMOS technology. The values for 
some circuit parameters are shown in Table 2.5. These values are typical to the 
present-dat CMOS processes.  
 










0.25 mµ  2.5 V 5.5 nm 400 mV 
0.18 mµ  1.8 V 4.2 nm 300 mV 
0.09 mµ  1 V 2.5 nm 200 mV 
 
As the technology scales, the gate-oxide thickness and the nominal power 
supply also scales almost linearly, but the threshold voltage does not scale 
linearly. A better way to visualize this effect is by normalizing these quantities 
with respect to the minimum feature-size, and such a plot is shown in Figure 2.10. 




Figure 2.10. Normalized power supply, gate-oxide thickness, and threshold 
volatge with respect to minimum feature-size. 
 
As it can be seen from Figure 2.10, both the oxide-thickness and the power supply 
scale linearly with the technology, but the threshold voltage does not follow this 
trend. One of the reasons why the threshold voltage can not be scaled linearly is 
because if its value is made too small, across process corners, an accumulation-
mode device might become a depletion-mode device. It can be seen that the 
threshold voltage is actually more than its expected linearly-scaled value. This 
suggests that the power supply is getting scaled down faster than the threshold 
voltage, which will force the devices to operate in “poor” saturation with small 
dsV . Moreover, with scaling of the channel length, the Early voltages are 
 39 
degrading at a rate larger than the linear rate. This would put even more stress on 
the circuit techniques to design for large small-signal gains. Since one of the 
objectives of this research is to develop analog integrated circuits with minimum 
channel length devices, boosting the small-signal gain will become an important 
concern. In the next sections, the design of high small-signal gain stages is 
discussed. These gain stages use a small-signal negative resistance scheme to 
boost up the small-signal output resistance and gain while using all minimum 
feature-size channel length transistors. 
 
 
2.11 minL -based Gain Stage with Constant Gain 
 
The impediments in designing analog CMOS circuits at minimum feature 
size channel length ( minL ), and the technology-dependent performance of these 
analog circuits were discussed in the previous sections. In order to develop 
circuits with technology-independent performance with minL -based devices, the 
performance should be made insensitive to both the technology and the channel 
length.  In this thesis, the operational amplifier (op amp) is chosen as an example 
of study. The design of a single, minL -based gain stage, which will be a part of a 
two-stage op amp, is discussed in this section. 
            One of the most important performance specifications of an op amp is its 
small-signal voltage gain ( VA ). When using minL  as the channel length for the 
devices, the value of VA  decreases largely due to large values of Nλ  and Pλ  
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caused by large channel-length modulation effects. In most applications, unless 
the op amp has a satisfactory gain ( VA ≥  60 dB), it doesn’t qualify as a good op 
amp (ideally the gain should be infinity). In minL -based op amps using 
conventional techniques, to achieve high overall gain, more than two gain stages 
need to be cascaded, which will make the compensation of the op amp very 
challenging and complicated (due to larger number of poles).  When using minL  as 
the channel length, the output nodes tend to become low impedance nodes due to 
large values of Nλ  and Pλ , which degrades the value of VA . The variation in the 
value of VA  for different channel lengths was shown in Figure 2.6. In the 
following sections, two gain stage architectures with all minL  based devices are 
developed. 
Different gain-boosting schemes have been reported in the literature [18]–
[32]. These gain-boosting techniques can be widely classified into two groups: 
1. Gain-boosting in the regulated cascode topology [18]-[26], which uses 
negative feedback to boost the transconductance of one of the output 
transistors of the cascoded output structure. This scheme is only applicable to 
cascoded op amps, and it can give large gain even with the use of minimum 
channel length devices. But, due to large number of poles and zeros, the 
compensation in this technique is dependent on the technology as well as on 
the channel length. 
 41 
2. Gain boosting using positive feedback [27]-[32], where a small-signal 
negative resistance is used to cancel the positive output resistance, resulting in 
high-impedance outputs. In this research, this technique is used to generate 
two high-gain stages, and the first architecture of an minL  based gain stage is 
shown in Figure 2.11. In this gain stage, the value of VA  can be expressed as a 
ratio of two NMOS transconductances ( mg ). Even though the absolute values 
of the two mg s will be dependent on the channel length and the technology, 
their ratio can be made constant across different technologies and channel 
lengths.  
 
     Figure 2.11. minL -based gain stage for constant gain 
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In Figure 2.11, 1M  and 2M  form the differential input stage, and 3M  and 4M  
make up the “ mg/1 ” load stage (as the load seen at the output is inverse of the 
transconductance of the diode-connected NMOS device). Here, the differential 

















1                             (2.19) 
where, SHR  is the shunt resistance associated with the current source 21 II − . 
These ideal current sources can be implemented using PMOS transistors driven 
by a constant gate bias. In Equation (2.19), if the condition      









313                                        (2.20) 







A ≅                            (2.21) 






























    in moderate/strong inversion   (2.22) 










     in weak inversion                                 (2.23) 
The expression for VA , given by Equation (2.22), is true only for long channel 
length transistors. It can only be used as an approximation for smaller channel 
length devices. If the devices are operated in weak inversion, then Equation (2.23) 
will represent the small-signal gain for both small as well as long channel length 
devices. Thus, the small-signal voltage gain can be expressed as ratios of 
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geometries and/or currents. In order to achieve a large value for VA , 13 mm gg << . 
Let us assume that 
31 100 mm gg ≅ .      
This will give VA  of 100, but the values of 1dsg  and SHR  will tend to become 




g  for longer channel lengths and even 
lesser for shorter channel lengths. Thus, the required condition in Equation (2.20) 
will not be satisfied, and VA  will depend on both mg  as well as dsg  values.  
The conductance ( dsg ) terms in Equation (2.19) at the output nodes can be 
cancelled using appropriate small-signal negative conductances, and the 
resistance at the output nodes can be increased using a controlled negative 
resistance generation circuit connected at the output of the gain stage. The 
generation of the negative resistance should be such that the effective output 
resistance always remains positive. A modified version of the gain stage in Figure 
2.11, which uses the concept of small-signal negative resistance, is shown in 
Figure 2.12. It uses a small-signal, negative resistance circuit to cancel the 
positive dsg  terms in the denominator of Equation (2.19). 
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  Figure 2.12. minL -based gain stage with negative resistance 
 
Using a controlled negative resistance generation scheme, the value of the 
negative resistance )( R−  needs to be set such that 
                                ( )SHdsds RggR 1)1( 31 ++≅−       (2.24) 
If the condition given by Equation (2.24) can be achieved, the small-signal 
voltage gain will become 














=         (2.25) 
Thus, the small-signal gain can be expressed as the ratio of two, similar NMOS 
transconductances, whose absolute values can vary across different technologies 
and channel lengths, but their ratio will remain constant across them. 
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 2.12 minL -based Gain Stage for Maximum Gain 
The circuit shown in Figure 2.12 can be designed to achieve a constant 
vA . But, the same circuit can also be modified to achieve even larger vA . If the 
entire positive conductance at the output were cancelled by a suitable negative 
conductance, the output resistance will tend to become infinite, thus yielding the 
maximum possible value of vA  for a fixed bias current. But, it is also important 
that the total output impedance should be positive. The modified version of Figure 
2.12 is shown in Figure 2.13, where the “1/ mg ” load stages are removed. 
                 
     Figure 2.13. Modified gain stage for maximum gain 
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In Figure 2.13, the current source loads can be implemented using PMOS 













1       (2.26) 









       (2.27) 
Then, the value of outG  will tend to become zero. It is important that this value 






A 1                  (2.28) 
This gain will be dependent on technology as well as the channel length because 
1mg  will vary across them. Even though the value of 1mg  will vary, proper 
cancellation of positive and negative conductances will result in high impedance 
output nodes. Thus, very large small-signal gain can be achieved while using 
minL  based devices across different technologies. But, in this technique, it is 
important to ensure that the effective output resistance should always be positive. 
Drawing an analogy between the effective resistance and a closed-loop feedback 
system, an effective positive resistance is associated with a negative feedback 
loop, but an effective negative resistance will correspond to a positive feedback 
loop. These feedback loops are not visible in Figure 2.13, but they will be present 
when the negative resistance circuit is implemented using MOS transistors. If this 
effective resistance becomes negative, then the positive feedback will dominate 
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over the negative feedback, and the output nodes will swing towards the power 
supply rails, i.e., the positive output opV  will swing towards DDV , and the 
negative output onV  will swing towards SSV , or vice versa. This will cause one of 
the two NMOS transistors forming the differential input pair to operate in the 
triode region, which will make the small-signal gain very small. The feedback 
loop will adjust the operating points such that even though the effective feedback 
in the loop is positive, the loop gain of the positive feedback loop remains less 
than unity, which will not cause the circuit to oscillate. As it will be shown in the 
following chapters, the generation of the small-signal negative resistance is 
controlled, and it will never make the effective output resistance negative in 
nature. 
 As discussed earlier, while using small channel lengths, it is wise to use 
larger channel widths to maintain good matching and noise performance. Large 
channel widths can sometimes make the MOS device operate in weak inversion. 
In the next section, the operation of a MOS device at the threshold of weak 
inversion is described. From Figure 2.12 and Equation (2.25), the small-signal 
gain can be expressed as the ratio of two NMOS transconductances. If the devices 
were operated in weak inversion, the ratio of their transconductances can be 
expressed as the ratio of the quiescent currents through them, and this can make 
the small-signal gain insensitive to the technology as well as the channel length. 
In the following section, an attempt has been made to approximate the aspect ratio 
for which the device goes from strong to weak inversion for a constant bias 
current.  
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2.13 Weak Inversion Operation of the MOS device 
  
The small-signal gain, given by Equation (2.25), can be represented as the 
ratio of two NMOS transconductances. Moreover, if the transistors operate in 
weak inversion, the ratio of the transconductances can be simplified as the ratio of 
two bias currents. Thus, with weakly inverted MOS devices, a constant value of 
the small-signal gain can be achieved by ensuring a constant ratio of the bias 
currents through the devices. In order to operate a MOS device in weak inversion 
for a given bias current, one needs to know the aspect ratio of the device so as to 
operate the device in weak inversion. One such estimation is presented next. In 
Figure 2.14, a constant current, I, is sunk into the NMOS transistor. 
  
 Figure 2.14. A constant current sunk into a diode-connected NMOS 
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If the NMOS device operates in strong inversion, the gate-to-source voltage can 
be given as 
















)(       (2.30) 
The above expression is true only for longer channel lengths, but it can be used as 
an approximation for smaller channel lengths. In Figure 2.14, if the bias current, I, 
is kept constant, and the aspect ratio of the NMOS device is increased, from 
Equation (2.30), the value of )(satVds  will decrease till it starts to operate in weak 
inversion where these equations become invalid. As the aspect ratio is further 
increased, the area under the gate of the NMOS device increases causing the 
channel to become weakly inverted. The total current (or the inversion charge) in 
the channel is constant, but with increase in the channel area, the inversion charge 
per unit channel area decreases causing the channel to get weakly inverted. Thus, 
for a constant current, I, as the aspect ratio is increased, it is important to 
approximate the aspect ratio for which the MOS devices goes from strong 
inversion to weak inversion.  
The threshold value of the aspect ratio for which the device makes a 
transition from strong inversion to weak inversion can be estimated by equating 
the drain current expressions in strong and weak inversion. The square-law 
expression for the drain current in strong inversion is valid only when the GSV  is 
almost 200 mV more than the threshold voltage. Thus, in the region 
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2.0+≤≤ TGST VVV  V, neither the square law (strong inversion), nor the 
exponential (weak inversion) behavior can alone represent the drain current, and 
using one or the other might lead to discontinuities in the drain current. Most of 
the present-day simulators use complicated smoothening functions to smooth the 
drain current in this transition region. In order for us to develop a simple estimate 
of the threshold value of the aspect ratio for weak inversion operation, we will 
equate the transconductances in strong and weak inversions. This technique of 
equating the transconductances will give an approximate solution because in the 
transition region, just like the drain current, the transconductances will also suffer 
from discontinuity. Nevertheless, we will still use this technique because it leads 
to a much simpler solution than equating the drain currents. Moreover, we only 
need an estimate rather than an accurate value of the aspect ratio. This technique 
is further explained with the help of Figure 2.15. In this figure, the 
transconductance of the MOS device is plotted as a function of its aspect ratio 
(W/L) for a fixed value of the drain current. The transition region separates the 
strong inversion region from the weak inversion region of operation. In the strong 
inversion region, the transconductance has square root dependence where as in the 
weak inversion region it is almost constant. 
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Figure 2.15. Variation of the MOS transconductance as a function of the aspect 
ratio for a fixed drain current. 









= ', 2      (2.31) 
The square root dependence of mg  can be seen in Figure 2.14. The MOS 





g =,        (2.32) 
Equating the two transconductances given by Equations (2.31) and (2.32), we get 






















       (2.33) 
Equation (2.33) predicts the value of the aspect ratio for which the MOS device 
tends to enter into weak inversion for a constant bias current. tV  is the thermal 
voltage, and the value of n  can be chosen as 2. The aspect ratio given by 
Equation (2.33) corresponds to a value in the transition region as shown in Figure 
2.15. It does not accurately predict the threshold value of the aspect ratio, but it 
gives an estimate whose error will depend on the transition region. The validity of 
this assumption of equating the transconductances in strong and weak inversion, 
and the subsequent aspect ratio given by Equation (2.33) were verified through 
simulations. In these simulations, a constant current was sunk into a diode-
connected NMOS device, and its gsV  was compared to its TV  reported by the 
simulator. From simulations, it was found that the aspect ratio given by Equation 
(2.33) resulted in gsV  that had an error of about 5 - 10 mV compared to the 
threshold voltage. In order to push the MOS device deeper into weak inversion, 
one can choose a larger value for the aspect ratio than the one given by Equation 
(2.33). Using this technique, if the MOS device is operated in weak inversion, the 
small-signal gain can be expressed as the ratio of two bias currents, which can 




 It can be summarized that the performance of analog integrated circuits is 
affected by technology as well as channel length. The small and large signal 
parameters of the MOS transistors are dependent on the technology-dependent 
parameters, which vary largely across different technologies. Thus, when 
migrating from one technology to another, the aspect ratios need to be re-designed 
to maintain the desired performance. The channel length of the devices also 
affects the circuit performance. Circuit performance degrades with shrinking 
channel lengths. Thus, if the devices are scaled while migrating across different 
technologies, the circuit performance will depend on the scaled value of the 
device channel length, and most of the devices have to be re-designed for their 
aspect ratios to achieve the desired performance.  
The small-signal gain is drastically reduced due to large channel length 
modulation effects in small channel length devices. To achieve large small-signal 
gain, two gain stages were developed in this chapter with all small channel length 
devices. The first gain stage uses a negative resistance scheme to cancel the MOS 
drain-to-source conductances at the outputs and represent the gain as the ratio of 
two similar NMOS transconductances. The absolute values of these 
transconductances can vary, but their ratio will remain constant and independent 
of the channel length and the technology. If the transistors are operated in weak 
inversion, the ratio of the transconductances can be expressed as the ratio of the 
bias currents through them. For a constant bias current, an estimate of the aspect 
ratio for which the device operates close to weak inversion was developed. The 
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second gain stage tries to achieve the maximum small-signal gain by the 
cancellation of the positive conductances and generating high impedance at the 
outputs. This architecture can be used to achieve the maximum possible small-
signal gain for fixed bias currents. In this chapter, both of these gain stages were 
explained at the block level, and their transistor level implementation is described 
in the next chapter. 
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Chapter 3 
 CMOS Implementation of the Gain Stages in Minimum Channel Length 
 
 The implications of using small channel length devices on circuit 
performance were discussed in Chapter 2. It was seen that small channel lengths 
degrade small-signal gain, noise and matching among others. When performing 
minL  based design, one clever choice can be to use large device widths to achieve 
larger device area. As explained in Chapter 2, when using large device widths, for 
a given bias current, the transistor can be made to operate in weak inversion, and 
it can yield the maximum possible value of mg , which will boost the value of 
vA . Large device area will also decrease flicker noise and improve matching.  
In this chapter, the circuit concepts shown in Figures 2.12 and 2.13 are 
implemented as CMOS circuits. A small-signal negative resistance generation 
circuit using MOS transistors is explained in the next section. It is integrated with 
a differential-in differential-out gain stage to achieve large small-signal gain.  The 
consequence of bulk effects on the small-signal gain, and the operation of the 
common-mode feedback circuit are also discussed in the later sections. 
 
3.1 Negative Resistance Circuit 
   As it was discussed in Chapter 2, gain boosting can be achieved using 
small-signal negative resistances [27]-[32]. Let us first try to develop the negative 
resistance generation circuit. Figure 3.1 shows a simple circuit to generate small-
signal negative resistance. 
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                  Figure 3.1. Negative resistance generation circuit 
 
In Figure 3.1, the small-signal differential input voltage is applied as xV . The 
small-signal voltages at the gates of 1M  and 2M  are given by 
  xgs VV )5.0(1 −=  and  xgs VV )5.0(2 =       








2 ==        (3.1) 










=        (3.2) 
The value of the negative resistance as given by Equation (3.2) is dependent on 
mg . But, from Equations (2.24) and (2.27), the negative conductance should 
cancel dsg  terms. The circuit shown in Figure 3.1 can be modified such that the 




                      Figure 3.2. Modified negative resistance generation circuit 
 
In Figure 3.2, the sources of 1M  and 2M  are degenerated by 3M  and 4M  
respectively. If it is assumed that 1M  and 2M  act as ideal source followers 
( 1>>dsmrg  and the source follower gain 1≅fA  for these transistors), then 









































R      (3.4) 
This way, the negative conductance, which now depends on dsg  terms, can be 
used to cancel the positive conductances at the output nodes of the differential 
gain stage.  But, in reality, the gain of the MOS source followers is always less 











































































R      (3.7) 
 
Thus, the value of the negative resistance becomes slightly larger in magnitude 
than the ideal value given by Equation (3.4). As it will be shown in the later 
sections, this will become an important practical limitation that will ensure a 
positive finite resistance at the output nodes. This finite positive output resistance 
will also cause a decrease in the value of vA  as it will cause an increase in the 
denominator terms of Equations (2.25) and (2.28). 
 
 
3.2 Gain Stage with Negative Resistance and Constant Gain 
 The minL -based, differential-in differential-out gain stage is shown in 
Figure 3.3. All the devices have minimum feature-size channel length, and large 
values of Nλ  and Pλ  will result in small value of vA . In this figure, the inclusion 





         Figure 3.3. Differential-in differential-out gain stage 
 
In Figure 3.3, the value of the small-signal gain can be given by 
  
( )





















=     (3.8) 
 
When using minL  based devices, large values of 1λ  and 3λ  will degrade the 
value of vA . As explained earlier in Chapter 2, the gain and the output impedance 
can be increased using a negative resistance scheme (shown in Figures 2.12 and 
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2.13). The implementation of the circuit technique in Figure 2.12 is shown next in 
Figure 3.4. 
 
Figure 3.4 CMOS implementation of the gain stage with constant gain 
 
Table 3.1. Aspect ratios of the transistors of the gain stage with constant gain 
121187521 )5.0( SSSSSSS ======  500X 
1413109643 )5.0( SSSSSSS ======  1000X 
20191615 SSSS ===  5X 













In Figure 3.4, the transistors 1M  through 6M  constitute the differential-in 
differential-out gain stage; 7M  through 14M  make up the small-signal negative 
resistance generation circuit; and 15M , 16M , 19M , and 20M  make up the 
“1/ mg ” load stage. As it can be seen in Figure 3.4, the “1/ mg ” load stage 
actually generates a “2/ mg ” loading at the output nodes. The design of the 
biasing voltages 1BPV , 2BPV , and BNV  will be shown later in this chapter. The 
aspect ratios of the transistors are given in Table 3.1; they are expressed as a 
multiple of minL , which is referred as “X” in the table. The value of the transistor 
width for operation in weak inversion was calculated using Equation (2.33). In 
order to make the devices operate into deeper weak inversion, their aspect ratios 
were made 5 times the value obtained from Equation (2.33), and they are quoted 
in Table 3.1. This made the mg  of the devices proportional to their bias current.  
Due to the choice of the equal aspect ratios of the devices, the bias 
currents can be given as 
  9371 IIII +=+  and 10482 IIII +=+     (3.9) 
Under nominal input common-mode voltage, assuming there are no mismatches 
in the currents, the bias currents can be written as 
  9731 IIII ===  and 10842 IIII ===     (3.10) 
To understand the cancellation of positive and negative conductances at the 
output, a simple small-signal conductance-based model, derived from Figure 3.4, 
is shown in Figure 3.5. It constitutes the small-signal positive and negative 




Figure 3.5 Small-signal conductance based model for the gain stage with constant 
gain 
 
Considering the positive output node, the total conductance can be given by 







ggggG ++−+=     (3.11) 







IIG ++−+= λλλλ     (3.12) 
As it will be discussed in the next section, bulk effects tend to change the value of 







G =         (3.13) 






G =                   (3.14) 
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v ===                 (3.15) 
Using the aspect ratios from Table 3.1, the value of vA  will be 200. It can be seen 
that even if the absolute values of the bias currents vary, their ratio will remain 
constant. The same can be argued for different channel lengths and technologies. 
Although Equation (3.15) shows that vA  can be expressed as the ratio of two 
similar transconductances/currents, in reality, the value of vA  will depend on 
other factors, and it will be less than its ideal value given by Equation (3.15). One 
such factor was explained earlier using Equation (3.7) where a finite positive 
conductance always appears at the outputs due to the non-ideal MOS source 
followers. Another such factor affecting vA  is due to the bulk effects, which is 
discussed next. 
 
3.3 Bulk Effects 
 Referring to Figure 3.4, considering the transistors 4M  and 14M , 4M  
suffers from bulk effect ( 0≠BSV ) where as 14M  does not have any bulk effect 
( 0=BSV ). The source-to-substrate junction of 4M  is reversed biased; this 
increases the threshold voltage of 4M , and it will consequently decrease the 
value of its saturation voltage, )(4 satVds . This decrease in the saturation voltage 
will cause an increase in its λ . The Id-Vds characteristics of two transistors, one 
with bulk effect and the other without bulk effect, are shown in Figure 3.6. The 
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value of the channel length modulation parameter, λ , can be determined by the 
slope of the drain current in the saturation region. The larger this slope is, the 
higher is the value of λ . 
 
 
      Figure 3.6. Bulk effect on the drain current 
 
From Figure 3.6, for a constant value of the drain current, the transistor with bulk 
effect showed a steeper slope of the drain current, and this will give a larger value 
of λ . So, Equations (3.13), (3.14) and (3.15) can be modified as 







IIG ++−+= λλλλ     (3.16) 







IG ++−+= λλλλ     (3.17) 
where, due to bulk effects, 122 λλ >  and 144 λλ > .  




























==              (3.21) 
Thus, bulk effects will decrease the small-signal gain, and it will also be slightly 
dependent on the channel length and technology. 
 
3.4 Common-Mode Feedback (CMFB) Circuit 
As seen from Figures 3.3 and 3.4, the differential-out gain stage needs a 
common-mode feedback (CMFB) circuit for the stabilization of the output 
common-mode voltage. This is needed because as the common-mode voltage at 
the differential inputs change, the output common-mode voltage will also tend to 
change largely causing some of the devices to depart from saturation to triode 
region of operation. The purpose of the CMFB circuit is to hold the common-
mode voltage at the outputs close to a constant value so that all the devices 
operate in saturation. The negative resistance block, shown in Figure 3.4, not only 
generates the small-signal negative resistance, but it also acts as a CMFB circuit. 
If the common-mode voltage at the inputs changes, the common-mode voltage at 
the output nodes will tend to change accordingly. The CMFB circuit will oppose 
this change at the output common-mode voltage. In Figure 3.4, let us assume that 
due to the change in input common-mode voltage, the input and the output 
common-mode voltages change as 
  iinip VVV ∆=∆=∆  and oonop VVV ∆=∆=∆     (3.22) 
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Neglecting the contribution from the “1/ mg ” loads, the gain from opV  (gate of 





























A             (3.23) 
The expression of 8,7A  in Equation (3.23) can also be visualized as the “loop 
gain” (LG) of the negative feedback loop, which tries to suppress common-mode 
voltage changes at the outputs. The “open-loop” common-mode gain from the 































A             (3.24) 
So, in presence of the common-mode negative feedback loop at the outputs, the 














VV cmio               (3.25) 











8,7AAcm         (3.26) 












V              (3.27) 
Equation (3.27) shows that any input common-mode voltage change will be 
almost scaled down by a factor of 2 at the output. Notice that when the voltages at 
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the output nodes swing differentially (for a differential input voltage), there is no 
such negative feedback at the outputs. 
As explained earlier, the circuit shown in Figure 3.4 can achieve an almost 
constant gain. If it is desired to achieve even higher gain, the circuit concept 
shown in Figure 2.13, can be implemented by removing the “1/ mg ” load stages at 
the outputs. The CMOS implementation of this concept is shown in Figure 3.7. 
 
 
3.5 Gain Stage with Negative Resistance and Maximum Gain 
 
 Shown below is the implementation of the concept shown in Figure 2.13 
to achieve maximum gain using the negative resistance circuit. 
Figure 3.7. CMOS implementation of concepts of the gain stage with maximum 
gain 
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Table 3.2. Aspect ratios of the transistors of the gain stage with maximum gain 
121187521 )5.0( SSSSSSS ======  500X 













The equivalent, small-signal conductance model for Figure 3.7 is shown next in 
Figure 3.8.  
 
Figure 3.8 Small-signal conductance based model for the gain stage with 
maximum gain 
 
The total conductance at the positive output can be given by 
  ( ) ( )141242 dsdsdsdsop ggggG +−+=             (3.28) 
or, ( ) ( )141212422 λλλλ +−+= IIGop             (3.29) 
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Assuming normal input common-mode condition, 122 II = , we will get 
  ( ) ( ){ }1412422 λλλλ +−+= IGop            (3.30) 
As explained earlier, due to bulk effects, the total conductance is finite and 
positive, and Equation (3.30) can be modified as 
  gGop ∆=                (3.31) 
where, ( ) ( ){ }1412422 λλλλ +−+=∆ Ig . 





= 2                (3.32) 
 
It can be seen that bulk effects tend to reduce vA . As discussed previously, 
there is another limitation that decreases vA , and it is caused due to the non-ideal 
MOS source followers ( 7M  through 10M ) in the negative resistance block of 
Figure 3.7. The voltage gain of these followers is less than unity ( 1<fA ). Thus, 
Equation (3.28) can modified as 
  ( ) ( )141212422 λλλλ +−+= fop AIIG             (3.33) 
or, ( ) ( ){ }1412422 λλλλ +−+= fop AIG             (3.34) 
The value of opG  from Equation (3.34) will be greater than that from Equation 
(3.30) as the follower gain is less than unity. This will cause a further reduction in 
the value of vA  from its original value given by Equation (3.32).  
In the next section, the biasing scheme for the gain stages is discussed. It 
uses an adaptive PMOS bulk drive mechanism to generate constant bias currents. 
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3.6 Bias Circuit 
 
Two minL  based gain stages were developed in the previous sections, and 
they were shown in Figures 3.4 and 3.7. In both of these circuits, the bias voltages 
1BPV , 2BPV , and BNV  need to be designed. This section focuses on the 
development of a suitable biasing stage to generate the biasing voltages and 
currents for the gain stages. The most commonly used way of generating bias 
currents is to generate a reference current using a bootstrap circuit [1], which is 
then mirrored onto different stages. When using minL  based devices, current 
mirrors deviate appreciably from their ideal behavior due to large channel length 
modulation effects. Small channel length devices have large channel length 
modulation parameter, λ . But, if the drain-to-source voltages ( DSV ) of the 
mirroring and mirrored transistors can be matched, almost ideal current mirroring 
can be achieved even with smaller channel lengths. This principle of matching of 
the DSV  is used in this design. 
Before designing the biasing stage, let us look at the quiescent voltages of 
the transistors ( 7M  through 14M ) in the negative resistance block of Figures 3.4 
and 3.7. Considering the transistors 7M  through 10M , the quiescent biasing 
condition of these 4 transistors is 
  DSGS VV =         (3.35) 
The transistors 11M , 7M , 9M , and 13M  form a stack between the power supply 
rails. As discussed in Chapter 2, small channel lengths cause non-ideal current 
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mirroring where the mirrored current can vary largely from the reference current. 
The biasing of 11M  and 13M  should be such that proper mirroring can occur, 
which will be possible only by the matching of DSV  of the mirroring and the 
mirrored transistors. The proper mirroring of currents is important because while 
using the negative resistance generation circuit, mismatched currents may result 
in negative effective conductance at the output nodes, which is undesirable for 
proper circuit operation. To attain proper current mirroring, the biasing circuit of 
the two gain stages (referred to as BIAS stage) is shown in Figures 3.9 and 3.10, 
and the biasing scheme is described next. 
In Figures 3.9 and 3.10, the BIAS stage consists of 4 diode-connected 
transistors ( 23M  through 26M ). As stated earlier, the quiescent biasing condition 
for 7M  through 10M  is 
DSGS VV =  
Now, based on the quiescent biasing conditions of 7M  through 10M , the only 
possible quiescent biasing condition for 11M  through 14M  is 
  DSGS VV =  
Thus, by matching the drain-to-source biases, proper current mirroring can be 
attained with minL  devices. The gain stages with their biasing circuits are shown 
in Figures 3.9 and 3.10. A diode-connected stack of transistors is used to generate 
the reference biasing current, which is then mirrored on to the following stages. 
 72 
   
Figure 3.9. Gain stage for constant gain with its biasing stage 
 
Figure 3.10. Gain stage for maximum gain with its biasing stage 
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In Figures 3.9 and 3.10, proper mirroring of the reference bias current will 
happen as the drain-to-source voltages of the mirroring and mirrored transistors 
are matched. Some concerns that might arise due to the use of the diode-
connected transistor stack for biasing are: 
1. Poor power supply rejection as any ripple in the supply rails can cause 
appreciable change in the bias current. 
2. Variation in the bias current with technology and channel length. 
3. Variation in the bias current with temperature. 
 
Out of the above 3 points, it will be shown that the first 2 concerns can be 
overcome, and they are explained in the later sections. 
 
3.7 Constant Bias Current Generation 
One of the most widely used ways of generating the reference bias current 
is by using the Bootstrap circuit [1].  But, in the gain stages developed here, the 
reference bias current is generated in the diode-connected transistor stack. This 
reference current should be independent of the technology as well as the channel 
length. The overall reference current generation scheme is shown next in Figure 
3.11.  
In past, successful bulk drive schemes (named as “Current Driven Bulk” 
schemes) have been used to modulate the threshold voltage of the MOS devices 
[33, 34]. In this research, the biasing scheme uses an adaptive PMOS bulk-drive 
mechanism to generate a constant reference current. In this scheme, the bulks of 
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the PMOS transistors are driven, but the bulks of the NMOS transistors are 
always tied to the lowest circuit potential ( SSV ) in order to avoid latch-up. Thus, 
the threshold voltage of the PMOS devices is modulated. The bias current 
generation circuit is shown next in Figure 3.11. 
 
 








Table 3.3. Aspect ratios of the transistors in the bias current generation circuit 
32312423 SSSS ===  500X 
2625 SS =  1000X 
34333028 SSSS ===  200X 













In Figure 3.11, the diode-connected transistors 23M  through 26M  
constitute the “BIAS” block as shown in Figures 3.9 and 3.10. The “Bootstrap” 
block is used to generate a constant current across different technologies and 
channel lengths. This stage is similar to a “Bandgap stage”, and the reference 
current is proportional to absolute temperature. The bipolar p-n-p devices are 
implemented using substrate p-n-p transistors. The collector, which is the p-
substrate, should always be tied to the lowest potential in the circuit. The op amp, 
shown in the Bootstrap block, was used to equate the voltages at the drains of 
29M  and 30M . This op amp was implemented using a two-stage op amp with 
current mirror load. It is important to keep the offset voltage of this op amp as 
small as possible in order to generate a constant reference current. The value of 
the reference current in the “Bootstrap” block was set at 25 Aµ .  
The “Current comparator” block compares the two currents in the 
“Bootstrap” and the “BIAS” blocks. The “PMOS bulk-drive” block drives the 
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bulks of the PMOS transistors of the “BIAS” block. The current source limI  can 
be implemented using another Bootstrap circuit, and this current sets the 
maximum limit of the forward-biased PMOS bulk drive current. In this design, 
this limit was set to 250 nA . In Figure 3.11, the bulk drive of only the PMOS 
transistors ( 25M  and 26M ) are shown. Although it is not shown in Figures 3.9 
and 3.10, the bulks of all the PMOS transistors are also driven in these figures. 
For reasons of simplicity, only the bulk drives of the PMOS transistors ( 25M  and 
26M ) are shown in Figure 3.11, but it is not shown in Figures 3.9 and 3.10. Bulk 
drive helps in keeping the threshold voltage constant for all the PMOS transistors, 
and it ensures good current mirroring of the biasing currents. The aspect ratios for 
35M  through 39M  can be chosen at will such that they can carry the limiting 
current limI .  
 Let us understand the working of the bias current generation circuit shown 
in Figure 3.11. This circuit is designed with the aim of generating a constant bias 
current ( BIASI ) in the “BIAS” stage across different technologies and channel 
lengths. The desired reference current is generated in the “Bootstrap” block. This 
reference current is relatively independent of the power supply as well as the 
technology. But, it is dependent on temperature. The reference current in this 
design was fixed at 25 Aµ . It can be conveniently chosen to a desired value by 
changing the resistance in the “Bootstrap” circuit. The “Current comparator” 
block compares this reference current with the current BIASI  in the “BIAS” stage. 
Since the reference current will remain relatively constant independent of the 
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power supply and the technology; it is desired that the current BIASI  should also 
remain constant. The “Current comparator” and the “PMOS bulk drive” blocks, 
together form a negative feedback loop, which tends to keep BIASI  constant. 
 Let us assume that BIASI  is less than the reference current (25 Aµ ). The 
current comparator will compare the two currents: the reference current and 
BIASI , and its output (drains of 32M  and 33M ) will go high. In the “PMOS bulk 
drive” block, the transistor pairs ( 3736 , MM ) and ( 3938 , MM ) form two inverter 
stages. As the output of the “Current comparator” block goes high, the output of 
these two inverters will go low, which in turn will forward bias the bulks of the 
PMOS transistors ( 25M  and 26M ). This will decrease the threshold voltages of 
the PMOS transistors, thus increasing the current BIASI  flowing through them. 
There is a maximum limit to the forward biasing of the PMOS bulks, and it is set 
by the limiting current limI  in the “PMOS bulk drive” block. This limiting 
current sets the maximum value of the forward biased PMOS bulk current. Thus, 
there is a minimum limit to which the threshold voltage of the PMOS transistors 
can be decreased, which in turn puts a limit on the value of BIASI . So, across 
different technologies and channel lengths, there is a possibility that even with the 
efforts of the current comparator and bulk drive, the value of BIASI  might remain 
less than the reference current. 
 On the other hand, if the value of BIASI  is greater than the reference 
current, the outputs of the current comparator and the subsequent inverters will go 
low and high respectively. This will tend to increase the reverse bias on the 
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PMOS bulks, thus increasing their threshold voltages, which in turn will cause a 
decrease in BIASI . The limiting condition here is when the output of the inverters 
approach DDV . This becomes the maximum limit of the reversed-biased voltage 
at the PMOS bulks, thus setting a minimum limit on BIASI . So, it is possible that 
across different technologies and channel lengths, the value of BIASI  might 
remain larger than the reference current. 
 The same arguments presented above can be used to explain a relatively 
constant value of BIASI  with power supply variations. If the power supplies vary, 
forward and reverse biasing of the PMOS bulks will tend to keep BIASI  close to 
the reference current. The compensation of the negative feedback loop 
comprising of the “Current comparator”, “BIAS”, and “PMOS bulk drive” blocks 
is important. In general, it can be compensated by the capacitor compC  attached 
to the output of the current comparator, which is a high impedance node, and it 
will create the dominant pole. In this design, the parasitic capacitance at the 
cascoded output was large enough to compensate the loop. 
 When forward biasing the PMOS bulks, one obvious concern is the 
operation of the parasitic substrate bipolar p-n-p ( +p  source - n well – p 
substrate) transistor. If the current gain β  of this transistor is appreciable, it will 
cause large drain of current through the +p  source diffusions as the emitter 
current. If the depth of the n well (base width) is large enough, it will result in 
very small value of the current gain β , which will make the collector current 
flowing out of the p substrate negligible. Thus, the emitter current will be equal to 
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the base current, i.e., the forward-biased diode current flowing out of the +p  
source will be equal to the current in the n well.  
 The bias current generation circuit shown in Figure 3.11 will be used to 
generate the bias currents for a two-stage op amp, which will be discussed in the 
following chapters. The circuit of Figure 3.11 can also be used to generate a bias 
current, which is a multiple of the reference current in the “Bootstrap” block. The 
reference current in Figure 3.11 was 25 Aµ , and referring to Table 3.3 for the 
aspect ratios, the value of the bias current BIASI  should also be 25 Aµ  because 
the aspect ratios of 23M , 24M , 31M , and 32M  are equal. Using the same circuit, 
a different bias current, which is a multiple ( k ) of the reference current, can be 
generated. If the aspect ratios of 23M  and 24M  is k  times the aspect ratios of 
31M  and 32M , the current comparator will compare the reference current to 
kI BIAS , and the value of BIASI  will be k  times the reference current (25 Aµ ). 
These large values of BIASI  will be possible through forward biasing of the bulks 
of the PMOS transistors, but within the limits of the forward biased bulk current.  
A sample simulation of the bias current generation scheme in a 0.25 mµ  
CMOS technology is shown next in Figure 3.12. The magnitude of the reference 
current in the Bootstrap circuit was 25 Aµ , and the current comparator tried to 
make the value of BIASI  equal to 25 Aµ  in the presence of power supply 




 Figure 3.12. Variation of normalized BIASI  with DDV  
 
The normalized variation of BIASI  with DDV  is shown in Figure 3.12. The bias 
current was normalized with respect to its nominal value of 25 Aµ . As the value 
of the supply voltage DDV  is decreased, the bulks of the PMOS transistors are 
forward biased to keep BIASI  constant. The bias current does not remain exactly 
constant and its normalized variation in the lower supply voltage ranges is 




 Figure 3.13. Variation of normalized BIASI  with DDV  for lower values of DDV  
 
 In absence of any bulk drive, with decreasing DDV , the bias current will have 
decreased exponentially as the devices operate in weak inversion. But, due to the 
adaptive PMOS bulk drive scheme, the bias current does decrease slightly, but the 
variation is linear and much smaller than an exponential decrease in the current.  
 On the other hand, when DDV  increases, the bulks of the PMOS devices 
are reversed biased in order to keep BIASI  constant. But, the maximum limit of 
the reversed biased voltage at the bulks is limited by DDV  itself. Thus, for 
increasing supply voltages, the threshold voltage of the PMOS devices gets 
saturated at a maximum value, and the current increase exponentially. The plot of 
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 Figure 3.14. Plot of normalized ( ){ }BIASIln  with DDV  
  
For higher supply voltages ( DDV  > 2 V), the bias current changes exponentially, 
and it can be seen as an almost straight line in Figure 3.14. As the supply voltage 
further increases, the gate-to-source voltages, GSV , of the transistors increase 
causing them to operate in stronger inversion from weak inversion. This can be 
seen in Figure 3.14 where the slope of the line decreases for large supply voltages 





 The transistor level implementation of two minL -based gain stages were 
discussed in this chapter. Using a negative resistance circuit, the small-signal gain 
can be increased while using all minimum channel length devices. The negative 
resistance circuit also acts at the CMFB circuit for the differential output gain 
stage. Bulk effects and non-ideal MOS source followers tend to generate finite 
positive conductances at the outputs, and they degrade the small-signal voltage 
gain.  
The biasing scheme for the two minL -based gain stages was also 
discussed in this chapter. The bias current was generated using a diode-connected 
stack of transistors, and it was kept relatively constant using an adaptive PMOS 
bulk drive scheme. The threshold voltages of the PMOS devices were modulated 
by bulk drive, and suitable bias currents were generated and mirrored into the 
blocks of the gain stages. Simulation results for this biasing scheme are presented, 
and the measurement results will be presented in the next chapter.  
In the next chapter, the design of the overall, two-stage op amp will be 
presented. The op amp has two cascaded gain stages, where each of the gain stage 
has identical devices as discussed in the previous chapter. The op amp is 
compensated using two Miller compensation capacitors for a constant phase 





 Two-stage, Miller-Compensated Op Amp with Constant Phase Margin 
 
 In the previous chapter, the design of two minL -based gain stages were 
discussed along with their biasing schemes. The first gain stage (as shown in 
Figure 3.9) was designed to achieve constant small-signal gain across different 
technologies while using all minimum feature-size channel length devices. In this 
chapter, this gain stage is used to develop a two-stage op amp (referred to as 
OP1). This op amp was simulated in a 0.25 mµ  CMOS and a 0.18 mµ  CMOS 
technology with all minimum feature-size channel length devices in each of them, 
and the results are presented in this chapter. This op amp was not fabricated and 
only the simulation results are presented. 
 The second gain stage (as shown in Figure 3.10) was designed to achieve 
the maximum possible gain for a given bias current. This gain stage is used to 
develop a two-stage op amp (referred to as OP2). This op amp was fabricated in 
both the CMOS technologies, and their simulation and measurement results are 
presented in this chapter.  
In both the op amps, even though all the performance specifications 
cannot be kept constant, both of these op amps are designed to achieve a constant 
phase margin across different technologies. Both of them have the same 
compensation scheme, and they are compensated using two Miller feedback 
capacitors. The phase margin is expressed as the ratio of the biasing currents in 
the two gain stages, which can be kept constant across different technologies.  
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4.1  Op Amp Compensation 
 The two-stage op amp consists of two gain stages as shown in Figure 4.1. 
The gain stages are shown in the figure as 1G  and 2G . Both of these gain stages 
are identical, i.e., they have the same aspect ratio of the transistors in both the 
gain stages, and they have the same architecture as shown in Figure 3.9. The op 
amp is compensated using a simple Miller compensation scheme [1], and it is 
described next. The choice of this simple compensation scheme was made 
because this scheme can be used to maintain a constant phase margin across 
different technologies with the same component parameters (capacitors).  
 
 
   Figure 4.1. Two-stage op amp with Miller compensation 
 
Since the op amp is designed with the aim to develop a technology and 
channel length independent architecture, the compensation of the op amp should 
be insensitive to the technology as well as the channel length. As it will be shown 
later, the phase margin of this op amp can be expressed as a ratio of 
transconductances, which will make it insensitive to the technology and the 
channel length. Even though the proposed scheme will ensure a constant phase 
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margin, the unity gain-bandwidth frequency (UGBW) will depend on both the 
technology and the channel length. The following section describes the 
compensation of the op amp in Figure 4.1. 
 
     Let, 1mg  = transconductance of the first gain stage ( 1G ). 
            1R  =  load impedance to ac ground seen at each of the output nodes of 1G . 
            2mg = transconductance of the second gain stage ( 2G ). 
           2R  = load impedance to ac ground seen at each of the output nodes of 2G . 
      max,LC = maximum external differential load capacitance to be driven. 
   21 , VV AA = gains of 1G  and 2G  respectively. 
We have 
                 111 RgA mV =      and       222 RgA mV =              (4.1) 
 
In the following analysis, it is assumed that the op amp is operated in the single-
ended output configuration, and the other output node is left floating. Thus, the 







AA =        (4.2) 
The dominant pole (at the outputs of 1G ) is given by 







−=                         (4.3) 
The load pole (at the outputs of 2G ) can be given by 
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=                  (4.4) 
The UGBW frequency, while operating the op amp in single-ended output 
configuration, is given by 








1 ==                                  (4.5) 
The smallest pole to occur is the dominant pole ( 1p ), followed by the load pole 
( Lp ) caused by the external capacitor. If the UGBW is smaller than the load pole, 
the system can be made stable. The ratio of the UGBW to the load pole is given 
by 


























1                  (4.6) 
Let us choose the value of the internal miller compensation capacitor to be 
                                      max,LC CC =  and let us choose, 12 mm kgg =    (4.7) 




1=                                 (4.8) 
 
The right-half plane zero caused by the compensation capacitor is given by 







2                               (4.9) 




1=                                           (4.10) 
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If the scaling term k is set to 5, then Equations (4.8) and (4.10) will result in an 
approximate phase margin of 78.6 degrees. In the overall two-stage op amp 
shown in Figure 4.1, it can be seen that there are only two poles, which are given 
by Equations (4.3) and (4.4). There are no other higher order poles. But, there is a 
RHP zero caused by the gate-to-drain overlap capacitance of the differential input 
transistors of the first gain stage. Considering the current CMOS technologies, 
this higher order zero can be considered to be large. 
Since the transistors are operated in weak inversion, the condition, 
12 mm kgg =  in Equation (4.7), can be achieved by scaling the bias current in 2G  
by the factor k  over the bias current in 1G . As stated earlier, the aspect ratios of 
the transistor in the two gain stages are identical. The scaling of the bias current in 
2G  over 1G  can be achieved by the technique explained in Chapter 3. Referring 
to Figure 3.11, the scaling down of the aspect ratios of 31M  and 32M  over the 
aspect ratios of 23M  and 24M  will scale the bias current in the second gain 
stage.  
  When using smaller channel lengths, the ratio representing the phase 
margin will remain fixed even though the absolute value of bias currents and 
transconductances might change. Even though the UGBW frequency will vary, 
such a design will always be stable across different technologies and channel 
lengths. Higher stability with better phase margin can be achieved by increasing 
the scaling term k ( 12 mm gg >> ). In the following sections, other performance 
specifications of the op amp are discussed. 
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4.2 Slew Rate 

































min 1       (4.11) 
   
where, 1BIASI  is the bias current in the first gain stage 1G , and LI  is the load 
current sourced or sunk into the single-ended output load capacitor. In general, 















1         (4.12) 
In most cases, the large-signal slewing of the op amp will depend on the 
compensation capacitor and the bias current in the first gain stage. 
 
4.3  Input Referred Noise 
Input referred noise of the op amp is an important performance 
specification for high-precision analog circuits. In CMOS op amps, there are 
mainly two major types of noises: (a) Flicker noise and (b) Thermal noise. In 
high-frequency op amps, the total noise is dominated by the thermal noise. Noise 
expressions and calculations can be found in [1].  The flicker noise at the input of 
the op amp is a low frequency noise, which can be viewed as similar to the dc 
input offset voltage. In switched-capacitors circuits, the dc offset and the flicker 
noise can be cancelled using the scheme shown in [35]. Further references to 
noise modeling and calculations can be found in [36]-[38].  
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In this research, the gain stage has been designed to achieve large small-
signal gain. In Figure 4.1, most of the noise referred at the input will be due to 
devices in the first gain stage 1G . The gain stage, shown in Figure 3.10, is drawn 
again in Figure 4.2 for the purpose of noise calculations. It can be seen that since 
this gain stage has almost twice the number of devices as compared to a 
conventional differential gain stage, its input referred noise will be larger than the 




 Figure 4.2. Gain stage of the op amp 
 
 In Figure 4.2, under differential operation, the sources of 5M  and 6M  
remain at ac ground. Let us assume that the small-signal output resistance at each 
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of the two output nodes to ac ground is outR . Due to the choice of the aspect ratios 
and the bias currents in the design, the transconductance of the PMOS devices are 
equal. The same is true for the NMOS devices too. For simplicity, let us represent 
the transconductance of the PMOS and NMOS devices by mpg  and mng  
respectively. In Figure 4.2, considering the differential output nodes and 
neglecting the noise contribution from the biasing circuit, the major contributors 
of noise at the outputs are 1M  through 4M  and 11M  through 14M . The mean 
square noise voltage at the output can be calculated by summing all the mean 
square noise currents and multiplying it by the square of the output resistance. 
The total output referred mean square noise voltage at the differential outputs can 
be given by 
 [ ] 22 132132 32 32 112112 1212 2222 outnimnimnimnimno Regegegege +++=   HzV /2  (4.13) 
where, nije  corresponds to the mean-squared input referred noise voltage of the 
“ thj ”  transistor.  
Due to the choice of equal aspect ratios and bias currents, we can write 
 2 11
2




3 nini ee =       (4.14) 
Thus, we can modify equation (4.13) as 
 [ ] 22 32 32 1212 4 outnimnimno Regege +=   HzV /2     (4.15) 
The input referred noise voltage can be represented in terms of the output noise 




































e   HzV /2    (4.16) 
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Normally, the op amp will be operated in a closed loop with negative feedback, 
where its frequency response will be similar to a single-pole system. The worst-
case feedback is the one where the feedback factor is unity. With negative 
feedback, the noise is present at the output till the UGBW frequency, beyond 
which the noise gets attenuated. Assuming that the frequency response of the 
overall op amp, operated in closed-loop with negative feedback, is similar to a 
single-pole frequency roll off, the product of the closed loop gain and the 
bandwidth is given by the UGBW frequency. Thus, using Equation (4.16) and 




























12π     V   (4.17) 
Equation (4.17) gives an estimate of the noise voltage at the input of the op amp 
irrespective of the feedback factor. The output noise can be calculated by 
multiplying the input noise voltage by the closed-loop system gain. Since, the op 
amp in closed loop is not a single-pole system, the actual input referred noise 
voltage will be less than the noise voltage given by Equation (4.17). 
 The input referred noise voltage, given by Equation (4.17), is a 
generalized expression. At low frequencies, the flicker noise will be dominant. As 
explained earlier in Chapter 2, when using small channel length devices, the 
flicker noise can be reduced by using large device widths. In this design, the use 
of large widths help in achieving reduced flicker noise. At higher frequencies, the 
thermal noise is dominant. The thermal noise voltage is inversely proportional to 
the transconductance, and it can be reduced by larger biasing currents.  
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4.4 Input Common-Mode Range (ICMR) 
The input common-mode range (ICMR) of an op amp is one of its 
important specifications. The op amp designed here does not qualify as a rail-to-
rail op amp (whose inputs can swing all the way to the power supply rails). The 
ICMR of this op amp is limited by the threshold voltages of the devices, and it is 
explained next. 
 
Figure 4.3. Effect of the variation of input common-mode voltage in a single gain 
stage 
 
The value of the minimum input common-mode voltage can be expressed as 
  )()((min) 511 satVsatVVVV dsdsTSSIC +++=     (4.18) 
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Since the transistors are operated in weak inversion, gsV  is smaller than TV , and 
it can be assumed that 
  1.0)()( 51 ≅= satVsatV dsds  V      (4.19) 
Thus, 2.0(min) 1 ++≤ TSSIC VVV  V      (4.20) 
 
The calculation of the maximum input common-mode range is described next. For 
sake of simplicity, let us assume that the negative resistance block in Figure 4.3, 
which also acts as the CMFB circuit, holds the common-mode voltage at the 
output nodes as 
  { })()( 14101410 satVsatVVVVV dsdsTTDDocm +++−=    (4.21) 
or, { }2.01410 ++−= TTDDocm VVVV      (4.22) 
 Now, the maximum input common-mode voltage can be given by 
  1(max) TocmIC VVV +=        (4.23) 
As gsV  of the transistors is smaller than TV  
  { }2.0(max) 14101 ++−+≥ TTTDDIC VVVVV     (4.24) 
Equations (4.20) and (4.24) give the minimum and maximum value of the ICMR. 
It can be seen the maximum and minimum input common-modes voltages are less 
than the power supply rails by approximately a threshold voltage of the PMOS 
and the NMOS devices respectively. 
When the input common-mode voltage changes, the distribution of the 
currents in the differential gain stage and the negative resistance stage are not 
identical. Figure 4.3 shows a single gain stage of the op amp. It is important to 
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study the output resistance for large signal conditions, which will cause 
mismatches in the drain currents. The directions of the arrows in this figure 
correspond to the movement (increase or decrease) of the voltages at those nodes. 
In this figure, the common-mode voltage at both the inputs is shown to increase 
equally by the arrows. This causes the output common-mode voltages to decrease. 
The corresponding changes in the bias currents in the transistors are tabulated 
next. 
  
Table 4.1. Change in the bias currents of different transistors with an increase in 
the input common-mode voltage 
Transistors Change in the bias currents 
from its nominal value 
1M , 2M , 3M , and 4M  Increases 
7M , 8M , 9M , and 10M  Decreases 
 
 
Table 4.2. Change in the bias currents of different transistors with a decrease in 
the input common-mode voltage 
Transistors Change in the bias currents 
from its nominal value 
1M , 2M , 3M , and 4M  Decreases 
7M , 8M , 9M , and 10M  Increases 
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 From Table 4.1, it can be seen that as the input common-mode voltage 
increases, the effective conductance at the output becomes positive. This happens 
because the current in the differential gain stage increases causing an increase in 
the positive output conductance, but the current in the negative resistance block 
decreases causing a decrease in the negative output conductance. Thus, the 
effective output conductance becomes positive, and this causes the small-signal 
gain to decrease with increase in the input common-mode voltage.  
   It can also be seen from Table 4.2 that for a decrease in the input common-
mode voltage, using the same arguments as above, it can result in a negative 
effective output conductance and a finite small-signal gain. In practice, most of 
the op amps are operated in closed-loop configurations employing negative 
feedback. In presence of an external negative feedback, it will try to make the 
effective output conductance positive.  
 
 
4.5 Power Supply Rejection Ratio (PSRR) 
One obvious concern while using the diode-connected stack of the devices 
in the bias circuit (in Figure 3.11) is its sensitivity to the power supply variations. 
As it has been explained in the previous chapter, through an adaptive forward and 
reversed biasing of the PMOS bulks, a power supply independent bias current can 
be generated in the diode-connected stack of the biasing circuit. In this section, a 
small-signal analysis under power supply variation is described. 
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 Referring to Figure 4.3, the widths of the PMOS transistors are kept twice 
as that of the NMOS transistors because for the same bias current, it will result in 
approximately the same value for the transconductance for both of types of 
devices. For simplicity, the body effect will be neglected for PSRR calculations. 
The transconductances for the PMOS and NMOS transistors are represented as 
mpg  and mng  respectively, and they are assumed to be approximately equal in the 
following analysis. 
In Figure 4.3, let, Sv  be a small ripple in the positive power supply rail. 
The ripple at the gate of 6M , which propagates through the BIAS circuit, can be 
approximately given by 




















6,              (4.25) 
The ripple at the gate of 5M  can be approximately given by  
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The small-signal current in 6M  will be 

















6             (4.27) 
The small-signal current in 5M  will be 





















The differential output current outi  can be given by 










        (4.29)   
If the transconductance of the PMOS and the NMOS transistors can be made 
approximately equal, then the effect of a power supply ripple at the output will be 
negligible, and it will result in high PSRR.  
 In the next sections, the simulation and measurement results for the two 




4.6 Simulation Results 
 
 Two minL -based op amp architectures were discussed in the previous 
sections. The gain stages used in these op amps were shown in Figures 3.9 and 
3.10. As it was mentioned earlier, the gain stage shown in Figure 3.9 was 
designed to achieve an approximately constant small-signal gain with technology 
and channel length independence. The gain stage shown in Figure 3.10 was 
designed to achieve the maximum possible value of the small-signal gain.  
The op amp, OP2, constituting the gain stage of Figure 3.10 was used to 
fabricate a two-stage op amp with all minimum feature-size channel length 
devices, whose simulation and experimental results are presented in the following 
sections. It was fabricated in a 0.25 mµ  CMOS process and a 0.18 mµ  CMOS 
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process to verify technology-independent phase margin, with minimum feature-
size lengths in each of them. For the op amp, OP1, which was built using the gain 
stage of Figure 3.9 with all minimum feature-size channel length devices, only the 
simulation results are presented, as it was not fabricated.  
 Matching of the devices is an important issue while using minimum 
feature-size devices. In the following sections, along with the discussion of the 
overall op amp performance, measurements results for matching between the 
MOS transistors while using the minimum feature size channel length are also 
presented. And, some data relevant to the biasing circuit designed in Figure 3.11 
are also presented. 
 
 
4.6.1 Simulation Results of Op Amp OP1 
 
In this section, the simulation results for the op amp, OP1, using BSIM3v3 
models are presented. As mentioned earlier, this op amp architecture was not 
fabricated. It is a two-stage op amp (as shown in Figure 4.1) where each of the 
two gain stages is as shown next in Figure 4.4.  
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Figure 4.4. Gain stage of OP1 
 
The gain stage, shown in Figure 4.4, tends to achieve an approximately 
constant small-signal gain across different technologies and channel lengths. The 
channel length of all the devices is the minimum feature-size length. The same 
architecture was simulated in a 0.25 mµ  CMOS process and a 0.18 mµ  CMOS 
process with minimum feature-size channel lengths in each of them, and the 
simulation results are presented next.  
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4.6.2 Simulation Results of OP1 in the 0.25 mµ  CMOS Process 
The simulated performance of OP1 in the 0.25 mµ  CMOS process with 
all 0.25 mµ  channel length devices is summarized in Table 4.3. In the simulation 
setup, the op amp was connected in a single-ended output, unity gain buffer 
configuration. 
 
Table 4.3. Simulated performance of OP1 in the 0.25 mµ  CMOS process 
 
Performance specification Simulated value 
vA  69 dB 
UGBW (single-ended CL= 2 pF) 24 MHz 
Phase margin 60 deg 
Slew rate (single-ended CL= 2 pF) +16, -12 sV µ/  
ICMR (Vdd = 2 V) 0.468 – 1.424 V 
CMRR (at dc) 73 dB 
PSRR (at dc) 72 dB 
Input referred noise 6.28 HzV /µ (1 Hz) 
0.6 HzV /µ (100 Hz) 
14.7 HznV /  
(400 KHz: corner frequency) 
Idd 817 Aµ  
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The simulation plots for this op amp in the 0.25 mµ  CMOS process with all 0.25 
mµ  channel length devices are shown next. 
 
 
Figure 4.5. Small-signal simulation results for OP1 (single ended) in the 0.25 
mµ  CMOS process 
(Y axis: Magnitude in dB, Phase in degrees; X axis: Frequency in Hz) 
 vA = 69 dB 
  Single-ended UGBW (single-ended CL = 2 pF) = 24 MHz 





Figure 4.6. Large signal slewing of OP1 connected as a buffer with single-ended 
load capacitance of 2 pF in the 0.25 mµ  CMOS process 
(Y axis: Volt; X axis: time) 
  +SR = +16  sV µ/  ,  −SR = -12  sV µ/  
When a large signal input is applied, the output of the op amp tends to go beyond 
the limits of the input common-mode range because the negative resistance block 
(in Figure 4.4) tries to pull the outputs towards the supply rails. When this 
happens, the differential-in, differential-out gain block tries to suppress the 
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negative resistance block, and the output will finally settle to the limits of the 




Figure 4.7. Input common-mode range of OP1 connected as a buffer in the 0.25 
mµ  CMOS process 
(Y axis: Output in Volt; X axis: Input in Volt) 
  ICMR = 0.468 – 1.424 V 
  Vdd = 2 V 
The actual lower end of the ICMR for this op amp was 0.6 V, beyond which the 





Figure 4.8. Input referred noise of OP1 connected as a buffer in the 0.25 mµ  
CMOS process 
 (Y axis: Input referred noise in HzV ; X axis: Frequency in Hz) 
For this op amp, the rms value of the input referred noise voltage was 




4.6.3 Simulation Results of OP1 in the 0.18 mµ  CMOS Process 
The simulated performance of OP1 in the 0.25 mµ  was shown in the 
previous section. In this section, its simulated performance in the 0.18 mµ  
CMOS process with all 0.18 mµ  channel length devices is shown in Table 4.4. 
The op amp was again connected as a single-ended output, unity gain buffer. 
 
Table 4.4. Simulated performance of OP1 in the 0.18 mµ  CMOS process 
Performance specification Simulated value 
vA  74 dB 
UGBW (single-ended CL= 2 pF) 30 MHz 
Phase margin 54 deg 
Slew rate (single-ended CL= 2 pF) +15, -13 sV µ/  
ICMR (Vdd = 1.5 V) 0.34 – 1.1 V 
CMRR (at dc) 84 dB 
PSRR (at dc) 78 dB 
Input referred noise 2.5 HzV /µ (1 Hz) 
0.3 HzV /µ (100 Hz) 
12.7 HznV /  
(200 KHz: corner frequency) 
Idd 700 Aµ  
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The simulation plots for this op amp in the 0.18 mµ  CMOS process with all 0.18 
mµ  channel length devices are shown next. 
 
 
Figure 4.9. Small-signal simulation results for OP1 (single ended) in the 0.18 
mµ  CMOS process 
(Y axis: Magnitude in dB, Phase in degrees; X axis: Frequency in Hz) 
  vA = 74 dB 
  Single-ended UGBW (single-ended CL = 2 pF) = 30 MHz 





Figure 4.10. Slew rate of OP1 connected as a buffer with single-ended load 
capacitance of 2 pF in the 0.18 mµ  CMOS process 
(Y axis: Output in Volt; X axis: time) 
  +SR = +15  sV µ/  




Figure 4.11. Input common-mode range of OP1 connected as a buffer in the 0.18 
mµ  CMOS process 
(Y axis: Output in Volt; X axis: Input in Volt) 
  ICMR = 0.34 – 1.1 V 
  Vdd = 1.5 V 
The actual lower end of the ICMR for this op amp was 0.45 V, beyond which the 






Figure 4.12. Input referred noise of OP1 connected as a buffer in the 0.18 mµ  
CMOS process 
  
(Y axis: Input referred noise in HzV ; X axis: Frequency in Hz) 
For this op amp, the rms value of the input referred noise voltage was 




4.6.4 Comparison of the Simulation Results of OP1 in Two Different CMOS 
Processes  
The simulated performance for OP1 in the 0.25 mµ  CMOS process and 
the 0.18 mµ  CMOS process is tabulated next. The aspect ratios of the devices 
were maintained the same in both the processes with minimum feature-size 
channel length in each of these processes. 
Table 4.5. Comparison of the simulated performance of OP1 in two different 
CMOS processes 
Simulated value Performance specification 
0.25 mµ  CMOS 0.18 mµ  CMOS 
Vdd 2 V 1.5 V 
vA  69 dB 74 dB 
UGBW (single-ended CL=2 pF) 24 MHz 30 MHz 
Phase margin 60 deg 54 deg 
Slew rate (single-ended CL=2 pF) +16, -12 sV µ/  +15, -13 sV µ/  
ICMR  0.468 – 1.424 V 0.34 – 1.1 V 
CMRR (at dc) 73 dB 84 dB 
PSRR (at dc) 72 dB 78 dB 
Input referred noise 6.28 HzV /µ (1 Hz) 
14.7 HznV /  
(400 KHz: corner freq) 
2.5 HzV /µ (1 Hz) 
12.7 HznV /  
(200 KHz: corner freq) 
Idd 817 Aµ  700 Aµ  
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  The simulated performance of OP1 in two different CMOS processes is 
presented in Table 4.5. The maximum supply voltage in a process can be 
approximated as 10 times the minimum feature size. The supply voltages in the 
0.25 mµ  CMOS process and the 0.18 mµ  CMOS process were kept at 2 V and 
1.5 V respectively. This op amp was designed to achieve: 
 Constant small-signal gain 
It was designed for an overall single-ended small-signal gain of 20,000 (86 
dB), but its simulated value was less due to the degrading bulk effects, which 
decreased the small-signal gain. The small-signal gain was expressed in Equation 
(3.21). Bulk effects degraded (increased) the denominator of Equation (3.21), 
which resulted in decrease in the small-signal gain. The variation in the small-
signal gain was 5 dB across both the technologies. It can be seen from Equation 
(3.21), the small-signal gain is directly proportional to the input transconductance. 
The transconductance in the 0.18 mµ  CMOS process was slightly larger than its 
value in the 0.25 mµ  CMOS process, which gave a larger small-signal gain in the 
former process. 
 
 Constant phase margin across different technologies. 
 The phase margin was designed as 78.6 degrees with 5 times the bias 
current in the second gain stage as compared to the first gain stage. The phase 
margin was degraded by the fact that the ratio of the bias currents in the two gain 
stages was less than 5; the design was ideally made for this ratio to have a value 
of 5. This ratio of the bias currents was approximately 4 and 3 in the 0.25 mµ  
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CMOS process and the 0.18 mµ  CMOS process respectively. The designed 
aspect ratios of the devices could not ensure a ratio of 5 in both the processes due 
to limits of bulk drive in the biasing circuit. 
As it was stated earlier, the UGBW frequency will be different across 
different technologies, and it can be seen in Table 4.5. The variation in the 
UGBW frequency is dependent on the transconductance of the input transistors, 
which depend on the technology-dependent parameters. Considering the slew 
rates, although a constant bias current generation scheme was used, the magnitude 
of the bias currents in both the technologies was different, which resulted in 
slightly varied slew rates. The input common-mode range, CMRR, PSRR, and the 
input referred noise were dependent on the technology-dependent parameters, and 
they were different in both the technologies. Thus, overall, this design did result 
in an almost constant gain and phase margin with known limiting reasons for their 
degradation. In the following section, the simulation results for the op amp OP2 
with all minimum feature-size channel length devices are presented. 
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4.6.5 Simulation Results of Op Amp OP2 
In this section, the simulation results for the op amp OP2 are presented. 
This op amp is a two-stage op amp with all minL -based devices and maximum 
gain. The gain stage of OP2 is shown in Figure 3.10. It was designed to drive a 
maximum differential load capacitance of 1 pF. This op amp was fabricated in 
two different CMOS processes to verify technology-independent phase margin. 
The minimum feature-size channel length was used in both of these technologies. 
The architecture of the gain stage of this op amp is shown in Figure 3.10, which is 
again redrawn below in Figure 4.13.  
 
 
Figure 4.13. Gain stage of the op amp OP2 
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4.6.6 Simulation Results of OP2 in the 0.25 mµ  CMOS Process 
 
The simulation results for OP2 in the 0.25 mµ  CMOS process with 0.25 
mµ  channel length devices are presented first. The op amp was connected as a 
single-ended output, unity gain buffer. 
 
Table 4.6. Simulated performance of OP2 in the 0.25 mµ  CMOS process 
Performance specification Simulated value 
Vdd 2 V 
vA  71 dB 
UGBW (single-ended CL= 2 pF) 26 MHz 
Phase margin 60 deg 
Slew rate (single-ended CL= 2 pF) +17, -12 sV µ/  
ICMR 0.46 – 1.4 V 
CMRR (at dc) 74 dB 
PSRR (at dc) 73 dB 
Input referred noise 6.2 HzV /µ (1 Hz) 
0.6 HzV /µ (100 Hz) 
13 HznV /  
(400 KHz: corner frequency) 
Idd 800 Aµ  
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The simulation plots for this op amp in the 0.25 mµ  CMOS process with all 0.25 
mµ  channel length devices are shown next. 
 
  
 Figure 4.14. Small-signal simulation results of OP2 (single-ended) in the 0.25 
mµ  CMOS process 
 (Y axis: Magnitude in dB, Phase in degrees; X axis: Frequency in Hz) 
  vA = 71 dB 
  Single-ended UGBW (single-ended CL  2 pF) = 26 MHz 
  PM = 60 deg 
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Figure 4.15. Slew rate of OP2 connected as a buffer with single-ended load 
capacitance of 2 pF in the 0.25 mµ  CMOS process 
(Y axes: Output in Volt; X axes: time) 
  +SR = +17  sV µ/  




Figure 4.16. Input common-mode range of OP2 connected as a buffer in the 0.25 
mµ  CMOS process 
(Y axis: Output in Volt; X axis: Input in Volt) 
  ICMR = 0.46 – 1.4 V 
  Vdd = 2 V 
The actual lower end of the ICMR for this op amp was 0.6 V, beyond which the 
NMOS device (M5 in Figure 4.13) in the first gain stage went into the linear 





Figure 4.17. Input referred noise of OP2 connected as a buffer in 0.25 mµ  
CMOS process 





4.6.7 Simulation Results of OP2 in the 0.18 mµ  CMOS Process 
 
The simulation results for OP2 in the 0.18 mµ  CMOS process with 0.18 
mµ  channel length devices are presented next. The op amp was connected as 
single-ended output, unity gain buffer. 
 
Table 4.7. Simulated performance of OP2 in the 0.18 mµ  CMOS process 
Performance specification Simulated value 
Vdd 1.5 V 
vA  75 dB 
UGBW (single-ended CL= 2 pF) 40 MHz 
Phase margin 50 deg 
Slew rate (single-ended CL= 2 pF) +21, -17 sV µ/  
ICMR 0.37 – 1.1 V 
CMRR 84 dB 
PSRR 86 dB 
Input referred noise 2.2 HzV /µ (1 Hz) 
0.3 HzV /µ (100 Hz) 
11 HznV /  
(300 KHz: corner frequency) 





The simulation plots for this op amp in the 0.18 mµ  CMOS process with all 0.18 
mµ  channel length devices are shown next. 
 
  
Figure 4.18. Small-signal simulation results of OP2 (single ended) in the 0.18 
mµ  CMOS process 
(Y axis: Magnitude in dB, Phase in degrees; X axis: Frequency in Hz) 
  vA = 75 dB 
  UGBW (single-ended CL = 2 pF) = 40 MHz 




Figure 4.19. Slew rate of OP2 connected as a buffer with single-ended load 
capacitance of 2 pF in the 0.18 mµ  CMOS process 
(Y axes: Output in Volt; X axes: time) 
  +SR = +21  sV µ/  
  −SR = -17  sV µ/  
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Figure 4.20. Input common-mode range of OP2 connected as a buffer in the 0.18 
mµ  CMOS process 
(Y axis: Output in Volt; X axis: Input in Volt) 
  ICMR = 0.37 – 1.1 V 
  Vdd = 1.5 V 
The actual lower end of the ICMR for this op amp was 0.5 V, beyond which the 
NMOS device (M5 in Figure 4.13) in the first gain stage went into the linear 





Figure 4.21. Input referred noise of OP2 connected as a buffer in the 0.18 mµ  
CMOS process 




4.6.8 Comparison of the Simulated Performance of OP2 in Two different 
CMOS Processes 
The following table compares the simulated performance of OP2 in both 
the CMOS processes. 
  
Table 4.8. Comparison of the simulated performance of OP2 in the 0.25 mµ  
CMOS and the 0.18 mµ  CMOS processes 
Simulated value Performance specification 
0.25 mµ  CMOS 0.18 mµ  CMOS 
Vdd 2 V 1.5 V 
vA  71 dB 75 dB 
UGBW (single-ended CL= 2 pF) 26 MHz 40 MHz 
Phase margin 60 deg 50 deg 
Slew rate (single-ended CL= 2 pF) +17, -12 sV µ/  +21,-17 sV µ/  
ICMR 0.46 – 1.4 V 0.37 – 1.1 V 
CMRR (at dc) 74 dB 84 dB 
PSRR (at dc) 73 dB 86 dB 
Input referred noise 6.2 HzV /µ (1 Hz) 
13 HznV /  
(400 KHz: corner freq) 
2.2 HzV /µ (1 Hz) 
11 HznV /  
(300 KHz: corner freq) 
Idd 800 Aµ  750 Aµ  
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 It was expected that the gain of this op amp will be larger than OP1, but it 
was small due to the degrading bulk effects, which decreased the small-signal 
gain. The phase margin was also less than expected, and it varied in both the 
technologies because the ratios of the bias currents in the two gain stages of the 
op amp were not constant. The phase margin is indirectly related to the forward 
biasing of the PMOS bulk diodes. The threshold voltage modulation of the PMOS 
devices through their bulk drive was more successful in the 0.25 mµ  CMOS 
process than in the 0.18 mµ  CMOS process. This happened because the former 
process had a larger value of the nominal threshold voltage. It is easier to 
modulate the threshold voltage considerably through bulk drive if its nominal 
value is large enough. For a small nominal value of the threshold voltage, the bulk 
drive will only cause small changes in the threshold voltage from the nominal 
value. In the 0.18 mµ  CMOS process, the nominal threshold voltage was less, 
and further reduction of the threshold voltage through bulk drive was limited. 
This resulted in smaller bias current in the second gain stage in the 0.18 mµ  
CMOS process, and it caused a reduced phase margin. Other performance 





4.7 Measurement Results 
 
The simulation results, shown in the previous section, showed that an op 
amp, capable of achieving large small-signal gain and constant phase margin with 
all minimum feature-size channel length devices, can be designed and easily 
migrated across different CMOS processes. The same results were also expected 
through measurements, but various limitations during fabrication and testing 
limited the performance of the op amp, and they will be discussed in detail in the 
following sections.  
During the fabrication process, use of minimum feature size channel 
length devices pushes the lithographic process to its edge, which results in 
irregularities in the channel lengths of different devices. So, input offset voltage 
of the op amp will be a critical specification that will be effected by the use of 
small channel length devices. While using small channel lengths, it is important to 
have relevant information about the possible mismatches in fabrication for the 
used channel lengths.  
 
4.7.1 Measurement Results for Matching of Devices 
 
In this section, the mismatches in currents of a simple NMOS current 
mirror, shown in Figure 4.13, with minimum channel length devices are 
presented. The aspect ratios of both the NMOS transistors in this figure were kept 
the same for 1:1 current mirroring. If the voltages 1V  and 2V  are equal, then the 
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mismatches in the device geometries of both the transistors will correspond to the 
mismatch in 1I  and 2I .  
 
 Figure 4.22. Simple NMOS current mirror 
 
The MOSFETs in the op amps (OP1 and OP2) are operated in weak inversion. 





eII 0=         (4.30) 
where, tV  is the thermal voltage, and n  is the sub-threshold slope of the 
MOSFETs ( 5.25.1 << n ).  












nVV tgs        (4.31) 












nVVVV tgsgsos      (4.32) 
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The above expression can be used to calculate the offset voltage when the 
mismatch in the values of 1I  and 2I  are known. The measurement data for the 
mismatches in 1I  and 2I  in Figure 4.22 are presented next. The p-substrate of the 
NMOS transistors (substrate voltage denoted by subV  in the following tables) 
were forward and reversed biased to observe its effect on matching of 1I  and 2I . 
The aspect ratio (W/L) of both the transistors was mm µµ 25.0/20 . 
 
Table 4.9. Mismatches in 1I  and 2I  for 0=subV  V in the 0.25 mµ  CMOS 
process 
V1 (V) V2 (V) I1 (uA) I2 (uA) mismatch % 
0.44863 0.44868 1.77 1.75 -1.14 
0.4856 0.48567 4.769 4.771 0.04 
0.50292 0.5031 7.45 7.37 -1.08 
0.56695 0.56685 33.116 33.72 1.79 
0.59503 0.59465 55.76 56.99 2.15 
0.6349 0.63408 95.79 98.09 2.34 
 
 
Table 4.10. Mismatches in 1I  and 2I  for 3.0=subV  V (forward biased) in the 
0.25 mµ  CMOS process 
V1 (V) V2 (V) I1 (uA) I2 (uA) mismatch % 
0.33934 0.33935 0.7315 0.7324 0.12 
0.38759 0.38762 2.595 2.604 0.34 
0.44915 0.44912 11.092 11.292 1.77 
0.47212 0.47209 18.22 18.52 1.61 
0.54403 0.5432 66.4 68.26 2.72 
0.5754 0.5739 105.11 108.24 2.89 
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Table 4.11. Mismatches in 1I  and 2I  for 5.0=subV  V (forward biased) in the 
0.25 mµ  CMOS process 
V1 (V) V2 (V) I1 (uA) I2 (uA) mismatch % 
0.28875 0.28875 1.232 1.251 1.51 
0.38867 0.38855 11.553 11.851 2.51 
0.4396 0.43918 30.761 31.658 2.83 
0.50465 0.50351 96.04 98.67 2.66 
0.52542 0.52394 125.51 128.93 2.65 
 
In all the above mismatch measurements, the data for very low values of the 
currents (< 5 uA) were not reliable due to limitations of the current measuring 
equipment. It was observed that for a given magnitude of the currents, forward 
biasing the bulks did not significantly improve matching.  
From the mismatch data in the 0.25 mµ  CMOS process, let us assume the 
maximum value of mismatch in 1I  and 2I  to be 3 %. Also, let the worst-case 













nVVVV tgsgsos  mV    (4.33) 
So, the offset voltage given in Equation (4.33) can give us an estimation of the 
magnitude of the offset voltage for the op amp OP2 fabricated in the 0.25 mµ  
CMOS process. The overall offset voltage will be larger than the value 
approximated above due to the finite gain of the first gain stage, and the offset 
contribution from the later stages will also increase the overall offset voltage. The 
actual measurements of the offset voltage of OP2 are presented in the later 
sections. 
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For the current mirror in Figure 4.22, the same mismatch measurements 
were made in a 0.18 mµ  CMOS process, and the mismatch data is presented 
next. The aspect ratio of the NMOS device was mm µµ 18.0/10 . 
 
Table 4.12. Mismatches in 1I  and 2I  for 0=subV  V in the 0.18 mµ  CMOS 
process 
Vsub=0     
V1 (V) V2 (V) I1 (uA) I2 (uA) mismatch % 
0.3393 0.3486 6.527 5.354 17.97 
0.3566 0.3699 10.04 8.34 16.93 
0.369 0.3864 14.09 11.83 16.03 
0.3786 0.3993 18.43 15.7 14.81 
0.3879 0.4126 22.81 19.52 14.42 
 
 
Table 4.13. Mismatches in 1I  and 2I  for 3.0=subV  V (forward biased) in the 







The first clear observation is that the mismatch in the 0.18 mµ  CMOS 
process was much larger than in the 0.25 mµ  CMOS process. As stated earlier in 
Equation (2.8) in Chapter 2, for extremely small channel lengths, the mean-square 
Vsub=0.3     
V1 (V) V2 (V) I1 (uA) I2 (uA) mismatch % 
0.3118 0.3233 9.48 7.99 15.71 
0.3272 0.3423 13.2 11.2 15.15 
0.3404 0.3587 17.16 14.72 14.21 
0.3503 0.3709 21.47 18.66 13.08 
0.3609 0.3842 25.71 22.48 12.56 
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mismatch is inversely proportional to the square of the channel length. Thus, 
when migrating from the 0.25 mµ  CMOS process to the 0.18 mµ  CMOS 
process, the device dimensions (both W and L) were scaled down by a factor of 
almost 1.4, and the corresponding mismatch should worsen by a factor of almost 
1.66 (which is ( ) 2/34.1 ). This assumes that the capability to match the devices is 
identical in both the CMOS processes. Comparing the two CMOS processes, it 
will always be difficult to match a device with 0.18 mµ  channel length in the 
0.18 mµ  CMOS process with a device with 0.25 mµ  channel length in the 0.25 
mµ  CMOS process. From the mismatch data in Tables 4.9 through 4.13, the 
mismatch in the 0.18 mµ  CMOS process was almost 5 times worse than the 
mismatch in the 0.25 mµ  CMOS process. This shows that while migrating from 
the 0.25 mµ  CMOS process to the 0.18 mµ  CMOS process, even though we 
expected the mismatch to worsen by a factor of 1.66, it was worse by a factor of 
5. This suggests that the 0.18 mµ  CMOS process had worse matching than the 
0.25 mµ  CMOS process.  
To estimate the offset voltage in the 0.18 mµ  CMOS process, let us 
assume the maximum value of mismatch in 1I  and 2I  to be 15 %. Also, let the 
worst-case value of n  be 3. Then from Equation (7.3), the maximum value of the 
offset voltage would be 
  11=osV  mV        (4.34) 
This gives us an initial estimate for the input offset voltage of the op amp. The 
actual data for the input offset voltage is presented later in this chapter. 
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4.7.2 Bias Current Measurements 
 
As explained earlier in the previous chapter (Figure 3.11), an adaptive 
PMOS bulk drive scheme was used to generate the bias currents in the op amps. 
For the purpose of understanding, this biasing scheme is redrawn below in Figure 
4.23. 
 
Figure 4.23. Bias current generation circuit using adaptive PMOS bulk drive 
 
In Figure 4.23, any ripple in DDV  will directly effect the gsV  of the stacked, 
diode-connected transistors 23M  through 26M . These transistors are big enough 
so that they operate in weak inversion. In absence of any PMOS bulk drive, it can 
be seen that any change in gsV  of these four transistors will cause an exponential 
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change in the value of BIASI , which is highly undesirable. But, in presence of the 
PMOS bulk drive, this current will tend to remain fairly constant over a range of 
DDV  for which the bulk drive will work satisfactorily. The measurement data 
showing the variation of the normalized BIASI  with DDV  in the 0.25 mµ  CMOS 
process is shown next in Figure 4.24. The normalized BIASI  refers to the value of 
BIASI  normalized to the reference current in the Bootstrap circuit (whose nominal 
value was 27 Aµ ). As it can be seen in Figure 4.24, the measured and the 
simulated data for BIASI  had the same characteristics and closely resembled each 
other. 
 
Figure 4.24. Variation of normalized BIASI  with DDV  in the 0.25 mµ  CMOS 
process 
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In Figure 4.24, as the value of DDV  is decreased (in the range of 1.85 – 
1.95 V), the value of BIASI  remains fairly constant due to the forward-biased bulk 
drive of the PMOS transistors. As the value of DDV  is decreased further (in the 
range 1.75 – 1.85 V), there is a marginal decrease (maximum decrease is about 
12%) in the value of BIASI  as the forward biasing of the PMOS bulks are limited 
by the limiting current limI  (set at 100 nA here) as shown in Figure 4.23. At this 
point, the bulk drive mechanism tends to approach its extreme limit. If the value 
of the limiting current limI  is increased, then the value of BIASI  will remain 
constant over a wider range for lower values of DDV .  
On the other hand, as the value of DDV  is increased (in the range 1.95 – 2.1 
V), there is an increase in the value of BIASI . This can be explained by the fact that 
the bulks of the PMOS transistors are reversed biased to its maximum extent DDV , 
and any increase in DDV  causes an increase in the value of gsV , which in turn 
causes an almost exponential increase in biasI  (as the transistors are operated in 
weak inversion). The measured and the simulated data in Figure 4.24 for this 
biasing scheme corresponded closely to each other, which prove the viability of 
the biasing scheme. 
An important point to note here is that limited drive of the bulks of the 
PMOS transistors can be done successfully in the CMOS process without 
experiencing latch-up problems. This mechanism of forward biasing the bulks, 
which helps in decreasing the threshold voltage, can be advantageous in 
generating appreciable bias currents for small power supply voltages.  
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Several different chips for the biasing circuit were tested, and the results 
are shown next. 


















Figure 4.25. Variation of BIASI  with DDV  in different chips in the 0.25 mµ  
CMOS process 
 
 From Figure 4.25, it can be seen that there exists a wide variation in the 
bias current BIASI  in different chips. The topmost curve in Figure 4.25 represents a 
case, which matches closely to the simulation as shown in Figure 4.24. In all these 
cases, the bulk drive of the PMOS transistors takes place successfully, and BIASI  
remains fairly constant over a particular range of DDV  for each of these chips. But, 
this value of BIASI  (in the flat region) during the forward biasing of the PMOS 
bulks is different. Referring to Figure 4.23, this value of BIASI  in the flat region is 
generated by comparing (equating) BIASI  with the reference current in the 
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bootstrap circuit. If this reference current varies, it will be reflected on the value 
of BIASI . The following reasons can cause the variations in the reference current, 
generated in the bootstrap circuit: 
1. Variations in the value of the resistor, R, in the bootstrap circuit will directly 
affect the reference current. Poly resistors were used during fabrication, and 
they could vary up to 30± % within the process.  
2. In Figure 4.23, the offset voltage of the op amp, whose inputs are connected 
between the drains of 29M  and 30M , can cause a major change in the 
reference current. This op amp is connected to keep the drains of 29M  and 
30M  at the same potential as with minimum feature size devices, current 













VV tR       (4.35) 
In presence of an offset voltage, OSV , of the op amp, Equation (4.35) can be 
modified as 










2ln      (4.36) 
Thus, the voltage across the resistor R will be affected by the input offset 
voltage of the op amp, and this will cause variations in the reference current. 
This op amp was designed as a two-stage op amp with current mirror load 
using all minimum feature size devices, which created an appreciable value 
for OSV . This offset voltage was the major reason for wide reference current 
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variations in the Bootstrap circuit. This op amp should have been designed 
with longer channel length devices. 
 
 
4.7.3 Measured Results of Op Amp OP2 
 
Out of all the fabricated circuits, some of them were packaged, but most of 
them could not be packaged; they had to be wafer probed using a probe station. 
The measurement setup of the probe station is briefly discussed and is shown in 
Figure 4.26. In case of measurements involving packaged chips, the probe station 
in Figure 4.26 can be substituted by the packaged chip. A complete description of 
different equipment used in the testing is given in Table 4.14. 
 
 
Figure 4.26. Measurement setup of the probe station 
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Table 4.14. Description of different equipments used during measurements 





Probe Station  
This probe station was used to perform 
wafer-based probing. Mostly, low-
frequency DC probes were used in probing. 
Co-axial cables were used to connect 




0-6 V/ 5A 
This power supply was used to provide DC 
voltages to the circuit. 
Function 
generator 
HP 33120A (15MHz) 
HP 8656B  
(5 Hz – 500 MHz) 
These function generators were used to 
input sinusoidal and pulse waveforms to the 
circuit. 
Multimeter Keithley 2000 
HP E2373A 
These multimeters were used to measure 
DC voltages. Unfortunately, due to internal 
equipment faults, they were not able to 
measure DC currents, which had to be 
measured as a voltage drop across a resistor.   
Oscilloscope Tektronix TDS 460A 
(400 MHz) 




Rhode & Schwarz 
(20 Hz – 8 GHz) 




HP 8751A  
(5 Hz – 500 MHz) 
It was used to measure the small-signal gain 
and phase plots for the op amp. 
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Figure 4.27. Layout of OP2 
 
In Figure 4.27, the op map OP2 is laid out in the center, and it is surrounded by 
the pads and ESD protection circuits. 
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Figure 4.28. Photograph of the packaged OP2 (PLCC 44 pin package) and the 
PCB 
During wafer based measurements, the biggest limitation was in making high 
frequency measurements. As it can be seen in Figure 4.26, co-axial cables were 
used to connect the input/output devices to the probe station. These co-axial 
cables had large capacitances, which were in the order of 20 – 50 pF/foot. Their 
losses affected high frequency measurements. Another factor that degraded high-
frequency measurements was the connection taps from the co-axial cable to the 
probe station; they also had significant losses at high frequencies. It was found 
that both of them together had a -3 dB bandwidth of about 15 MHz with reference 
to 50 Ω resistance. 
The first performance specification of the op amp measured was its input 
offset voltage ( osV ). The input offset voltage is caused by the mismatches in the 
devices during fabrication. These mismatches in a simple NMOS current mirror 
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sink were measured in Section 4.7.1, and an estimate of the input offset voltage 
for the op amp was developed in Equations (4.33) and (4.34). 
 In the 0.25 mµ  CMOS process, the nominal input offset voltage for this 
op amp was 4 mV. The variation of the input offset voltage with the input 
common-mode voltage in the 0.25 mµ  CMOS process is shown in Figure 4.29. 
The op amp was operated as a single-ended output unity-gain buffer 
configuration. The high-gain input common-mode range was 0.55 – 1.23 V. 
Outside this high-gain range, decrease in the value of the small-signal gain caused 
an increase in the input offset voltage. 
 
Figure 4.29. Variation of the input offset voltage with the input common-mode 
voltage in the 0.25 mµ  CMOS process 
Referring to Figure 4.29, the input offset voltage remained fairly constant in the 
high gain input common-mode range. As the op amp was driven close to the 
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limits of the input common-mode range, its small-signal gain decreased. This 
caused an increase in the input offset voltage, which can be seen in the figure. 
The input offset voltages of 14 samples were also measured in the 0.25 
mµ  CMOS process. The input common-mode voltage in these measurements was 
set to 1 V. The minimum input offset voltage measured was 2.1 mV. 
 
Figure 4.30. Input offset voltage of 14 chips in the 0.25 mµ  CMOS process 
The variation of the input offset voltage was in the range of 2.1 – 6 mV. As 
shown earlier, there was a wide variation in the bias currents, but even with 
different bias currents, the op amps were able to function well with lower input 
offset voltages. 
This op amp, OP2, was also fabricated in the 0.18 mµ  CMOS process. 
The circuit elements of this op amp were scaled from the 0.25 mµ  CMOS 
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process to the 0.18 mµ  CMOS process. The measured input offset voltage for 


















Figure 4.31. Variation of the input offset voltage with input common-mode 
voltage in the 0.18 mµ  CMOS process 
 
From the above plot, it can be seen that the magnitude of the input offset voltage 
of this op amp is large, and it varies considerably across the input common-mode 
range. Measurements of the overall performance of the op amp is presented next. 
 
4.7.4 Measurement results for OP2 in the 0.25 mµ  CMOS process 
The overall measured performance of OP2, connected as a single-ended 
output unity-gain buffer, in the 0.25 mµ  CMOS process is tabulated next in Table 
4.15. 
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Table 4.15. Simulated and measured performance of OP2 in the 0.25 mµ  CMOS 
process 
SPECIFICATIONS Simulated value Measured value 
Technology 0.25 mµ  CMOS 0.25 mµ  CMOS 
Channel length (L) 0.25 mµ  0.25 mµ  
VDD (V) 2 2 
IDD (mA) 0.8 0.79 
Maximum Vos (mV) - 6  
Av (dB) 71  56  
UGBW 26 MHz 
(CL = 2 pF) 
1 MHz 
(CL = 45 pF) 
PM 60 deg 
(CL = 2 pF) 
35 deg  
(CL = 45 pF) 
SR 17 V/ sµ , -12 V/ sµ  
(CL = 2 pF)  
3 V/ sµ  
(CL = 45 pF) 
ICMR 0.46 – 1.4 V 0.41 – 1.567 V 
PSRR (at dc) Small signal: 73 dB 60 dB ( 01.0=∆ DDV  V) 
46 dB ( 1.0=∆ DDV  V) 
CMRR  - 
Noise 6.2 µ V/ Hz (1 Hz) 




Table 4.15 summarizes the measured performance of the op amp OP2 in the 0.25 
mµ  CMOS process with all 0.25 mµ  channel length devices. The value of vA  
was only 56 dB. From simulation, this value was found to be 71 dB, but in reality, 
it was less than expected. Various factors could have attributed to this small value 
of vA ; one of them being the bulk drive of the PMOS devices. If the simulation 
models for the bulks of the PMOS devices are inaccurate, the simulation 
performance will be different from reality (the bulk simulation models could not 
be verified). Moreover, use of minL  based devices can lead to differences in the 
simulation and experimental results if the modeling of smaller channel lengths is 
not accurate. It is difficult to specifically determine the reasons, which resulted in 
poor small-signal gain of this op amp. 
The measurements were made under different capacitive loading 
conditions at the output. During wafer probing, the output load capacitance was 
about 150 pF, and the packaged chip along with the PCB had an output loading 
capacitance of 45 pF. The output capacitance of the packaged chip and PCB was 
45 pF, most of which was due to the large ESD diodes at the output pads and the 
PLCC package. While making wafer-based measurements, the output capacitance 
was 150 pF, which was primarily dominated by the high value of capacitances of 
the co-axial cables. These output loads were much larger than what this op amp 
was designed to drive. The large-signal slewing of the op amp was limited by the 
large output load capacitance. The comparison of the simulated and the measured 
performance under the same output loading conditions is tabulated in Table 4.16. 
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Table 4.16. Comparison of the simulated and measured performance of OP2 in 
the 0.25 mµ  CMOS process under same output loading conditions 
 
 CL = 150 pF (wafer probing) CL = 45 pF (packaged chip) 
 Experimental Simulated Experimental Simulated 
UGBW (MHz) 1.1 2.75 6 10.2 
PM (deg) 45 43 35 37 
SR (V/us) +1, -0.7 +1.4, -0.65 +3 +2.9, -2 
 
Due to large capacitive loading, the phase margin was degraded, and the 
UGBW frequency was reduced. This op amp was designed to drive a maximum 
single-ended output capacitive load of 2 pF. But, while making measurements, the 
output capacitance was much larger than 2 pF. Although designed to drive a small 
output capacitance, this op amp was able to drive large output capacitances with 
reduced UGBW frequencies and acceptable phase margins.  
With large output capacitances, the op amp did not oscillate, and it still 
had a positive phase margin. This happened because as the frequency increased, 
the capacitive reactance of the output capacitance decreased. This smaller 
capacitive reactance was in parallel with the large output resistance at the outputs 
of the op amp, which decreased the effective impedance at the outputs. This 
decrease in the output impedance caused a decrease in the value of small-signal 
gain, and it caused a faster roll-off of the gain with frequency resulting in a 
decreased UGBW frequency.   
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The op amp (OP2) made here was an un-buffered op amp. It is important 
to buffer the output internally in the chip so that huge external capacitive loadings 
can be driven by the output buffer stage. The buffered versions of this op amp are 
described in the following chapters. Some of the measurement plots for this un-




Figure 4.32. Input (Ch1) and output (Ch2) sinusoidal waveforms of OP2, 
connected as a unity-gain buffer, in the 0.25 mµ  CMOS process 
 
The input and output waveforms were noisy due to large noise present in the 
wafer probing set up. This hampered the capability to make measurements with 





Figure 4.33. Input (Ch1) and output (Ch2) small-signal pulse waveforms of OP2, 
connected as a buffer, in the 0.25 mµ  CMOS process 
 
In Figure 4.33, the top waveform is a 200 PPmV − , 1 KHz pulse wave input to the 
buffer, and the output, with positive overshoot, is shown below it. The output 
capacitance was 45 pF. The positive overshoot can be observed in the output 
waveform as approximately 50%, which corresponds to an approximate phase 





Figure 4.34. Large-signal input and output pulse waveforms of OP2, connected 
as a buffer, in the 0.25 mµ  CMOS process 
 
The above plot shows the input and output waveforms under large signal 
condition. The applied input to the op amp, connected as a unity-gain buffer, was 
a 0 – 2 V pulse signal. The output saturated at the limits of the input-common-
mode range (0.41 – 1.57 V). 
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This un-buffered op amp was designed to achieve a constant phase margin 
across different technologies. In the design, the phase margin was expressed as a 
ratio of bias currents in the two gain stages, which will remain constant. This 
suggests that the phase margin should also remain constant irrespective of the 
process variations within a particular technology. Within a technology, the bias 
currents might vary due to process variations, which will cause the UGBW to 
change. But, the phase margin should remain constant as long as the ratio of the 
bias currents of the two gain stages remains constant. As explained earlier in 
Chapter 3 (Figure 3.11), with proper functioning of the adaptive PMOS bulk drive 
mechanism; the bias currents in the two gain stages of OP2 are generated in such 
a way that their ratio will remain constant.  
As it can be seen from measurements on the biasing circuit (Figure 4.25), 
wide variation in the reference current in the Bootstrap block can happen due to 
the offset voltage of the op amp in the Bootstrap block. A similar Bootstrap block 
was used to generate the limiting bulk-drive current, limI , and it can also be 
expected to vary. Variation in this limiting current can cause variation in the 
maximum limit of threshold voltage modulation of the PMOS devices, thus 
affecting the bias current while the PMOS bulks are forward biased to their 
extreme limit. This will mainly affect the bias current in the second gain stage. 
Thus, the ratio of the bias currents in the two gain stages will be different, and it 
will affect the phase margin. Measurements on different packaged chips (CL = 45 
pF) were made to verify process-independent phase margin in the 0.25 mµ  
CMOS process, and they are shown in Table 4.17. 
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Table 4.17. Small-signal and transient performance of different chips in the 0.25 
mµ  CMOS process 
Chip # Isupply (mA) UGBW (MHz) PM (deg) SR (V/us) 
1 0.72 6 35 3 
2 0.71 5.5 33 3.34 
3 0.65 5 37 2.24 
4 0.53 5 37 1.25 
5 0.48 3 50 1 
6 0.35 5.5 35 3.04 
7 0.35 4 45 2.36 
8 0.3 4.2 40 2.04 
 
In Table 4.17, the second column refers to the total supply current of the op amp, 
which is dependent on the biasing currents in the two gain stages. As seen from 
this table, due to the change in the biasing currents, both the UGBW and the slew 
rate were affected. But, the phase margin remained relatively constant for most of 
the chips.  
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4.7.5 Measurement results for OP2 in the 0.18 mµ  CMOS process 
The measured results for OP2 in the 0.18 mµ  CMOS process are 
presented in this section. The op amp was connected as a single-ended output 
unity-gain buffer. The first measurement made on this op amp was to check the 
gain when connected as a unity-gain buffer. The response is shown below in 
Figure 4.35. 
  
Figure 4.35. Input (Ch1) and output (Ch2) response of the op amp connected as a 
unity-gain buffer in the 0.18 mµ  CMOS process 
 
In this measurement, the output waveform at the bottom has a 10X attenuation. It 
can be seen that the closed-loop gain is approximately 0.5 (expected value is 1). 
This suggests that the open-loop gain of the op amp is almost 1 (0 dB). The open-
loop gain of this op amp was heavily degraded due to un-controlled bulk drive. 
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The supply current is shown in Table 4.18, which was about 3 times the simulated 
value. This suggests that the forward biasing of the PMOS bulk diodes were much 
larger than expected. The consequence of turning on of the PMOS bulks diodes is 
discussed next with the help of Figure 4.36. 
 
Table 4.18. Measured performance of OP2 in the 0.18 mµ  CMOS process 
Performance specification Simulated value Measured value 
vA  75 dB 0 dB 
osV  - 10 mV 
supI  ( 5.1=DDV  V) 0.75 mA 2.55 mA 
 
Figure 4.36. Parasitic p-n-p bipolar transistor associated with the PMOS device in 
an n-well CMOS process 
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Every PMOS device, made in an n-well, has a parasitic p-n-p bipolar 
transistor associated with it. In Figure 4.36, the bulk current of the PMOS device 
represents the base current of the p-n-p device. So, in OP1 and OP2, controlling 
the bulk current refers to controlling the base current of the p-n-p device. The 
only important aspect relevant to the design of the gain stages is that the 
transconductance of the forward-biased p-n diode formed at the source of the 
PMOS device should be low, such that it does not cause the source of the PMOS 
device to become a low impedance node. Due to large emitter current, if the 
source of the PMOS device does become a low impedance node, then referring to 
Figures 3.9 and 3.10, the impedance at the sources of M9 and M10 will be 
dependent on the transconductance of the forward-biased p-n diodes. This will 
generate a negative resistance which will no longer be dependent on the dsg  
terms, but will depend mostly on the mg  of the forward-biased bulk diodes. 
Consequently, this will result in an effectively negative differential output 
resistance of the gain stages, and it will also cause a drastic decrease in the 
magnitude of the differential gain.  
 The operation on the parasitic p-n-p device is strongly dependent on the 
depth of the “n well”, which forms the base width (WB) of the bipolar device. In 
general, the collector-to-base current gain, which is given by β, is inversely 
proportional to WB; the smaller the base width, higher is the β.  
If WB is large enough such that β is negligible, then all the current 
flowing into the emitter (source) goes out of the base (n-well), and negligible 
current will flow as the collector current through the p-substrate. In this case, the 
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bulk drive current will be almost equal to the current through the source terminal 
of the PMOS device. 
On the other hand, if WB is small such that β has an appreciable value, 
then the current flowing through the emitter (source) will be (β+1) times the bulk 
drive current. In this case, even though one can choose a small magnitude of the 
bulk drive current, the current through the forward-biased p-n diode can be much 
larger, which will make the source of the PMOS device a low impedance node. 
Thus, the depth of the n-well plays a crucial role in order to have successful bulk 
drive. In this design, the bulk drive scheme worked well in the 0.25 mµ  CMOS 
process, but it failed in the 0.18 mµ  CMOS process. This happened because the 
depth of the n-well was less in the later. The forward biased PMOS bulk diodes 
caused low impedance nodes at the differential outputs, which resulted in very 
poor small-signal gain of the op amp in the 0.18 mµ  CMOS process. Overall, the 
adaptive PMOS bulk-drive scheme failed in this process. 
 
 
4.8 Summary of minL -based Design 
In the chapter, the compensation of the overall two-stage op amp was 
discussed. The op amp consisted of two identical, cascaded gain stages, which 
were developed in the previous chapter. The phase margin of the op amp was 
expressed as a ratio of transconductances/currents, which ensured a relatively 
constant phase margin for different channel lengths and technologies. Other op 
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amp performance specifications, like ICMR, PSRR, noise were also discussed in 
this chapter. 
The comparison of the performance of minL -based op amp in two 
different CMOS processes was presented. This op amp was designed to achieve 
high gain and constant phase margin, independent of device channel length and 
technology. A study of the matching of the device geometries for minL -based 
devices was carried out, and it showed poor matching for small channel lengths. 
This directly affected the performance (specially input offset voltage) of the op 
amps. Even though the simulated value of the small-signal gain was good, its 
measured value was poor with all minL -based devices. Poor modeling of the small 
channel devices could have caused this discrepency between the simulated and 
measured gain. It could also have been caused by inaccurate modeling of the 
bulks of the PMOS devices. The adaptive PMOS bulk drive scheme worked well 
in the 0.25 mµ  CMOS process, but it failed in the 0.18 mµ  CMOS process 
because of excessive forward biasing of the source-to-bulk diodes. This failure of 
the biasing scheme did not result in a good op amp. Through simulations, the 
noise in the 0.18 mµ  CMOS process was observed to be less than the noise in the 
0.25 mµ  CMOS process. It can be concluded that using the minimum feature-size 
channel length is not advantageous; it has more problems than its merits. But, the 
concept of the scalable architecture, where the phase margin can be expressed as a 
ratio, can be successfully extended into different technologies. 
In the next chapter, a third topology of op amps (referred to as OP3) are 
presented. They are built using devices, which have twice the minimum feature-
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size channel lengths, and the bulk-drive scheme is eliminated. They are designed 
to achieve large gain and constant UGBW and phase margin across technologies 
and channel lengths. 
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Chapter 5  
Technology-Independent Op Amp Design with Constant Gain Bandwidth 
and Phase Margin 
 
 In the previous chapter, the design of an op amp (OP2) with technology-
independent phase margin was presented. The phase margin was expressed as a 
ratio of bias currents, and the same architecture, when fabricated in different 
CMOS processes, was designed to have the same phase margin. This op amp used 
a negative resistance scheme to achieve large small-signal gain. The measured 
performance of OP2 in two different CMOS processes was discussed in the 
previous chapter. 
 The unity gain-bandwidth frequency (UGBW) of an op amp is an 
important performance specification, and OP2 could not achieve constant 






UGBW =        (5.1) 
where, mIg  represents the input transconductance of the first gain stage, and CC  
is the value of the compensation capacitor. As it can be seen, the UGBW 
frequency is dependent on the transconductance, which is technology dependent. 
Thus, OP2 did not have a constant UGBW frequency. In this chapter, the design 
of an op amp (referred to as OP3) with constant UGBW and phase margin is 
explained. OP3 will achieve a constant UGBW due to a constant mg , which will 
be shown to be independent of the technology-dependent parameters.  
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The design of OP2 was done using all minimum feature-size transistors. It 
also used the forward-biased bulk drive of the PMOS transistors to achieve the 
desired ratio of the bias currents in the two gain stages. From the measured 
results, it was found that the use of minimum feature-size lengths has more 
disadvantages than advantages, and the circuit performance is greatly degraded. In 
the design of OP3, the following modifications are made: 
• Small channel lengths are used, but they are kept larger (about twice) than the 
minimum feature-size channel length in the technology.  
• Bulk drive of the PMOS transistors is avoided, and all the PMOS and the 
NMOS bulks are reversed biased. 
• The Miller compensation scheme is also modified to have better phase margin 
with less power. 
 
5.1 Generation of Technology-Independent mg  
The UGBW of the op amp is dependent on mg  of the input transistors. In 
order to achieve a technology-independent UGBW, the value of mg  should be 
made independent of technology. Different circuit techniques for generating 
constant transconductance can be found in [45, 46]. The transconductance of a 









= '2        (5.2) 
where, 'K  is a technology-dependent parameter, and it varies with technology.  
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g =         (5.3) 
where, n  is dependent on technology. From Equations (5.2) and (5.3), it can be 
seen that even though the bias current through the MOS device can be kept 
constant using a bootstrap circuit, the transconductance will still vary due to its 
dependence on the technology-dependent parameter. A bootstrap circuit with 
BJTs, which can achieve a constant mg , is described next in Figure 5.1.  
 
 Figure 5.1. Bootstrap circuit with BJTs 
 
Referring to Figure 5.1, the bipolar p-n-p transistors are the substrate BJTs 
available in the CMOS technology. It is important to note that in most of the 
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CMOS processes, these substrate p-n-p devices are the only bipolar transistors 
available in that process.  The magnitude of the generated reference current (I) 



















       (5.4) 
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Neglecting the variations in R during fabrication, the transconductance given by 
Equation (5.5) is independent of the technology, and it can be generated as a 
constant transconductance across different technologies. If the reference current, 
I, was mirrored into the differential input transistors of a BJT op amp, then the 
transconductance of the input bipolar transistors will be the same as 1Q , which 
will yield a constant UGBW. But, the op amps presented in the previous chapters 
have NMOS input stage. Let us consider the case where NMOS devices replace 
the BJTs in Figure 5.1 such that a constant NMOS transconductance can be 




Figure 5.2. Bootstrap circuit with MOSFETs 
 
In Figure 5.2, let us consider the case when the MOSFETs 1MB  and 2MB  are 





































      (5.7) 
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From Equation (5.6), it can be seen that across different technologies, the drain 
current will vary due to variations in n , but the transconductance of the transistor 
1MB  will remain constant across them (neglecting the variations in R during 
fabrication). If the MOSFETs, 1MB  and 2MB , are operated in strong inversion, 






































































Kg     (5.9) 
 
Again, in strong inversion, the drain current will vary due to variations in 'K , but 
the transconductance will remain constant across different technologies 
(neglecting the variations in R during fabrication). If the size of the differential 
input transistors of the op amp are same as 1MB , and the same current, I, is 
mirrored into them, then the input transconductance of the op amp will remain 
constant, resulting in a constant UGBW frequency. The variation in the value of 
the resistor, R, can be large due to process variations, which will affect the value 
of mg  and consequently the UGBW. This resistor can be made more accurate 
through different layout techniques, and it can also be trimmed after fabrication. 
Shown next in Table 5.1 is a comparison of the currents and the 
transconductances that can be generated using the Bootstrap technique. 
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Table 5.1. Comparison of the drain current and the transconductance generated 
using the bootstrap circuit 
 
 BJT MOS (weak 
inversion) 



















































































































    
 In Table 5.1, it can be seen that while moving across different 
technologies, the reference current will vary in the Bootstrap circuit implemented 
using the diode-connected NMOS loads (as shown in Figure 5.2), but their 
transconductance can be made relatively constant. Thus, in different technologies, 
the reference current will change in order to generate a constant NMOS 
transconductance. This Bootstrap circuit (Figure 5.2) will not generate a constant 
reference current, but it will generate a constant NMOS transconductance across 
different technologies. The development of the gain stage of OP3 is discussed in 
the next section. This op amp will be designed to achieve constant UGBW 
frequency and phase margin across different technologies. 
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5.2 Gain Stage of OP3 
The gain stage of OP3 is identical to the gain stage of OP2, but it has a 
simpler biasing circuit, which is shown in Figure 5.3. The bulks of both the 
PMOS and the NMOS transistors are always kept reversed biased. Moreover, the 
use of minimum feature-size channel length is avoided in this design. The channel 
lengths are kept small, but they are made larger (almost twice) than the minimum 
feature-sizes in the technology. For example, in the 0.25 mµ  CMOS technology, 
the channel length used was 0.55 mµ , and in the 0.18 mµ  CMOS technology, the 
channel length used was 0.35 mµ . This way, during the fabrication process, the 
limits of the lithography process are not pushed, and better matching can be 
achieved. The transistors in this design are operated in strong inversion. 
 
 




Table 5.2. Aspect ratios of transistors in the gain stage of OP3 
 
2423121187521 5.0 SSSSSSSSS ========  100X 
3029282726251413109643 5.0 SSSSSSSSSSSSS ============
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 Referring to Figure 5.3, the magnitude of the reference current, I, in the 
bootstrap stage can be given by Equation (5.8). The same current is mirrored into 
the input transistors 1M  and 2M . So, from Equation (5.9), the input 

























m  mS    (5.10) 
In reality, the input transconductance will be slightly less than the value given by 
Equation (5.10) because it represents the transconductance of 1MB , which does 
not suffer from bulk effect. Though the same current is carried by both 1MB  and 
1M , 1M  will suffer from bulk effect, which will tend to slightly decrease the 
transconductance of 1M  as compared to 1MB .  
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5.3 Compensation of OP3 
The overall op amp, OP3, is a two-stage op amp as shown below in Figure 
5.4. It has two cascaded gain stages, 1G  and 2G , where each gain stage has the 
same architecture as shown in Figure 5.3. The only difference in these two gain 
stages is in the aspect ratios of the transistors. The aspect ratio of all the 
transistors in 2G  was made twice of that of 1G  (shown in Table 5.2), i.e., 2G  is a 
2X scaled version of 1G . Thus, the bias current in 2G  is twice as that in 1G . 
Referring to the design of the op amps OP1 and OP2, for good phase margin, the 
ratio of the bias currents in the two gain stages was made as 5. In the design of 
OP3, this ratio of the bias currents in the two gain stages is made 2, which is 
easier to implement. 
 
Figure 5.4. Compensation of OP3 
 
The compensation of OP3 is similar to the compensation of OP2, but additional 
buffers are added in the Miller compensation paths to improve the phase margin 
by eliminating the RHP zeros caused by the compensation capacitors. These 
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buffers were implemented in transistor level using simple NMOS and PMOS 
source followers as shown in Figure 5.5. 
 
Figure 5.5. Transistor-level implementation of the unity-gain buffers in OP3 
 
Figure 5.5 shows the implementation of the buffers in the Miller feedback path. 
Each buffer is implemented using a combination of NMOS and PMOS source 
followers. Referring to Figure 5.4, to understand the compensation scheme, let, 
           1mg  = transconductance of the first gain stage ( 1G ). 
            1R  = load impedance to ac ground seen at each of the output nodes of 1G . 
            2mg = transconductance of the second gain stage ( 2G ). 
           2R  = load impedance to ac ground seen at each of the output nodes of 2G . 
      max,LC = maximum external single-ended load capacitance to be driven. 
   21 , VV AA = gains of 1G  and 2G  respectively. 
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Considering a differential-input, differential output configuration, the UGBW can 






UGBW 1=        (5.11) 





















UGBW       (5.12) 
 
Similarly, for a differential-input, single-ended output configuration, the gain 




























UGBW       (5.14) 
 
As it can be seen from Equations (5.12) and (5.14), neglecting the variation in the 
passive components (R, C) during fabrication, the gain bandwidth can be made 
constant. The calculation of the phase margin for differential-in, single-ended out 
configuration is presented next. It is derived for a single-ended output 
configuration of the op amp. 
                 111 RgA mV =      and       222 RgA mV =              (5.15) 













AA       (5.16) 
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The dominant pole (at the outputs of 1G ) is given by 







−=                             (5.17) 
The load pole (at the outputs of 2G ) is given by 








−=                           (5.18) 
The UGBW frequency, while operating the op amp in single-ended output 
configuration, is given by 










1 ==                                  (5.19) 
   The ratio of UGBW to the load pole is given by 


























1                  (5.20) 
Let us choose the value of the internal miller compensation capacitor to be 
                                   max,LC CC =                   (5.21) 
For the aspect ratios of the transistors in the two gain stages, we have 
   12 2 mm gg =        (5.22) 
Now, we can modify Equation (5.20) as 





                                 (5.23) 
The RHP zero caused by CC  is eliminated by the unity-gain buffers in the Miller 
feedback path. These unity-gain buffers also help in improving the phase margin 
by introducing a pole-zero pair at the op amp output. Considering a feedback 
system, any pole in the feedback path always appears as a zero at the overall 
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output. The pole at the output of these unity-gain buffers in the Miller 
compensation paths (which are in the feedback path) appears as a LHP zero at the 
overall op amp output, and they can be given by 










=        (5.24) 
In this design, with proper scaling of the currents and widths of the transistors in 
these unity-gain buffers, the value of buffermg ,  was chosen as 







g =        (5.25) 
Thus, the ratio of the UGBW frequency and the LHP zero will be 







       (5.26) 
These unity-gain buffers will also introduce a pole at the op amp outputs. This 
pole is greater but very close to the zero caused by the buffer. So, the effect of the 
pole-zero pair introduced by the buffers at the op amp output is negligible; it only 
has marginal affects on the gain and the phase responses. 
 Neglecting other higher order poles and zeros, the transfer function of this 
op amp can be approximated by a two-pole system; both the poles being given by 
Equations (5.17) and (5.18). Thus, from Equation (5.23), the phase margin will be 
76 . When the value of CC  is set of 1 pF (for a maximum load capacitance of 1 
pF), then from Equation (5.14), it should achieve an approximate UGBW of 66 
MHz. The zero caused by the buffers can slightly affect the UGBW and the phase 
margin. Other performance specifications of OP3 are similar to OP2, which were 
discussed in Chapter 4. 
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5.4 Simulation Results  
In the previous sections, the design of OP3 with constant UGBW frequency 
and phase margin was presented. The simulation results for this op amp in the 
0.25 mµ  CMOS and the 0.18 mµ  CMOS processes are presented in this section.  
 
5.4.1 Simulation Results of OP3 in the 0.25 mµ  CMOS Process 
The simulated performance of OP3, as a unity-gain buffer, in the 0.25 mµ  
CMOS process (with all 0.55 mµ  channel length devices) is shown in Table 5.3.  
 
Table 5.3. Simulated performance of OP3 in the 0.25 mµ  CMOS process 
Performance specification Simulated value 
vA  98 dB 
UGBW (single-ended CL= 1 pF) 60 MHz 
Phase margin 92 deg 
Slew rate (single-ended CL= 1 pF) +60, -50 sV µ/  
ICMR (Vdd = 2 V) 0.62 – 1.46 V 
CMRR 90 dB 
PSRR 92 dB 
Input referred noise 9.5 HzV /µ (1 Hz) 
14.5 HznV /  
(2 MHz: corner frequency) 
Idd 960 Aµ  
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The simulation plots for this op amp in the 0.25 mµ  CMOS process with all 0.55 
mµ  channel length devices are shown next. The op amp was connected in a 
single-ended, unity-gain configuration. 
 
 
Figure 5.6. Small-signal simulation results of OP3 (single ended) in the 0.25 mµ  
CMOS process 
(Y axis: Magnitude in dB, Phase in degrees; X axis: Frequency in Hz) 
  vA = 98 dB 
  UGBW (single-ended CL = 1 pF) = 60 MHz 
  PM = 92 deg 
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It can be seen that while using twice the channel length compared to the ones in 
OP1 and OP2, one can achieve very large value of the small-signal gain with the 
help of the negative resistance scheme. 
 
 
Figure 5.7. Slew rate of OP3 connected as a buffer with single-ended load 
capacitance of 1 pF in the 0.25 mµ  CMOS process 
(Y axes: Output in Volt; X axes: time) 
  +SR = +60  sV µ/  





Figure 5.8. Input common-mode range of OP3 connected as a buffer in the 0.25 
mµ  CMOS process 
(Y axis: Output in Volt; X axis: Input in Volt) 
  ICMR = 0.62 – 1.46 V 
  Vdd = 2V 
The actual lower end of the ICMR for this op amp was 0.7 V, beyond which the 






Figure 5.9. Input referred noise of OP3 connected as a buffer in the 0.25 mµ  
CMOS process 




5.4.2 Simulation Results of OP3 in the 0.18 mµ  CMOS Process 
The simulated performance of OP3, as a unity-gain buffer, in the 0.18 mµ  
CMOS process (with all 0.35 mµ  channel length devices) is shown in Table 5.4.  
 
Table 5.4. Simulated performance of OP3 in the 0.18 mµ  CMOS process 
Performance specification Simulated value 
vA  96 dB 
UGBW (single-ended CL= 1 pF) 80 MHz 
Phase margin 84 deg 
Slew rate (single-ended CL= 1 pF) +60,-55 sV µ/  
ICMR (Vdd = 1.5 V) 0.45 – 1.1 V 
CMRR 93 dB 
PSRR 96 dB 
Input referred noise 3.8 HzV /µ (1 Hz) 
16 HznV /  
(1 MHz: corner frequency) 







The simulation plots for this op amp in the 0.18 mµ  CMOS process with all 0.35 
mµ  channel length devices are shown next. The op amp was connected in a 
single-ended, unity-gain configuration. 
 
 
Figure 5.10. Small-signal simulation results of OP3 (single ended) in the 0.18 
mµ  CMOS process 
(Y axis: Magnitude in dB, Phase in degrees; X axis: Frequency in Hz) 
  vA =  96 dB 
  UGBW (single-ended CL = 1 pF) = 80 MHz 




Figure 5.11. Slew rate of OP3 connected as a buffer with single-ended load 
capacitance of 1 pF in the 0.18 mµ  CMOS process 
(Y axes: Output in Volt; X axes: time) 
  +SR = +60  sV µ/  
  −SR = -55  sV µ/  
In this simulation plot, small oscillations can be seen in the output waveform. 
These oscillations were caused by an effective negative resistance at the 
differential outputs of the gain stages for lower input common-mode voltages as 




Figure 5.12. Input common-mode range of OP3 connected as a buffer in the 0.18 
mµ  CMOS process 
(Y axis: Output in Volt; X axis: Input in Volt) 
  ICMR = 0.45 – 1.1 V 
  Vdd = 1.5 V 
The actual lower end of the ICMR for this op amp was 0.5 V, beyond which the 





Figure 5.13. Input referred noise of OP3 connected as a buffer in the 0.18 mµ  
CMOS process 




5.4.3 Comparison of the Simulation Results of OP3 in both the CMOS 
Processes  
The simulated performance for OP3 in the 0.25 mµ  CMOS and the 0.18 
mµ  CMOS processes is tabulated next.  
 
Table 5.5. Comparison of the simulated performance of OP3 in two different 
CMOS processes 
Simulated value Performance specification 
0.25 mµ  CMOS 0.18 mµ  CMOS 
Vdd 2 V 1.5 V 
vA  98 dB 96 dB 
UGBW (single-ended CL= 1 pF) 60 MHz 80 MHz 
Phase margin 92 deg 84 deg 
Slew rate (single-ended CL= 1 pF) +60, -50 sV µ/  +60,-55 sV µ/  
ICMR  0.62 – 1.46 V 0.45 – 1.1 V 
CMRR 90 dB 93 dB 
PSRR 92 dB 96 dB 
Input referred noise 9.5 HzV /µ (1 Hz) 
14.5 HznV /  
(2 MHz: corner freq) 
3.8 HzV /µ (1 Hz) 
16 HznV /  
(1 MHz: corner freq) 
Idd 960 Aµ  890 Aµ  
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In the comparison in Table 5.5, even though different channel lengths 
were used in both the processes, the aspect ratios of the devices were kept the 
same resulting in a scalable architecture. The value of vA  in OP3 is greatly 
improved over OP2 with the use of twice the channel lengths than the minimum 
feature sizes. OP3 was designed to achieve a constant UGBW and phase margin. 
For a 1 pF load capacitance, the target value for the UGBW and the phase margin 
was 66 MHz and 76  respectively. Referring to Table 5.5, though the UGBW and 
the phase margin are not constant, they are almost equal or better than the target 
values for which they were designed. They are not constant primarily due to the 
affect of the pole-zero pair from the buffers in the Miller compensation paths. The 
UGBW in the 0.25 mµ  CMOS process was slightly less than the target value 
because the input transconductance of the op amp is slightly reduced due to bulk 
effects. The effect of the zero, generated by the unity-gain buffers in Figure 5.4, 
was negligible in the 0.25 mµ  CMOS process compared to the 0.18 mµ  CMOS 
process. This was because of the buffer transistors, which carried more current 
and had a larger value of buffer transconductance, buffermg ,  in the 0.25 mµ  
CMOS process. The zero from the buffers had more effect in the 0.18 mµ  CMOS 
process where the zero caused an increase in the UGBW frequency, which in turn 
caused a slight decrease in the phase margin. In both cases, the phase margin is 
better than the target value. The effect of the buffer poles and zeros can be 
avoided by increasing the bias current through the buffers, which will increase the 
power consumption. 
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Comparing the 0.18 mµ  CMOS process and the 0.25 mµ  CMOS process, 
the value of 'K  used in Equation (5.2) was larger and TV  was smaller in the 
former process. Thus, in order to generate the same mg  in both the processes, the 
bias current in the 0.18 mµ  CMOS process was less than the bias current in the 
0.25 mµ  CMOS process, i.e., the quiescent current carried by all the transistors in 
the 0.25 mµ  CMOS process was greater than in the 0.18 mµ  CMOS process. 
The positive slew rate was slightly more than the negative slew rate because the 
PMOS loads had more current sourcing capability than the NMOS current sinking 
devices in the gain stages. 
 It can be seen that the flicker noise in the 0.25 mµ  CMOS process was 
more than in the 0.18 mµ  CMOS process. Since the same aspect ratios of the 
devices were maintained in both the CMOS processes, the area decreased while 
scaling down from the 0.25 mµ  CMOS to the 0.18 mµ  CMOS process. From 
Equation (2.11), decrease in the area (by a factor of 1.93) should have caused an 
increase in the flicker noise. But, the gate oxide thickness decreased from 5.5 nm 
in the 0.25 mµ  CMOS process to 4.2 nm in the 0.18 mµ  CMOS process. The 
flicker noise coefficient “KF” also decreased from 0.995 in the 0.25 mµ  CMOS 
process to a value of 0.78 in the 0.18 mµ  CMOS process. The value of 'K  also 
increased due to decrease in the gate oxide thickness. Overall, the flicker noise 
was reduced while moving from the 0.25 mµ  CMOS process to the 0.18 mµ  
CMOS process. The thermal noise was comparable in both the CMOS processes. 
In the next sections, the measurement results of OP3 are presented. 
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5.5 Measured Results 
 
The measurement results for OP3 in both the CMOS processes are 
presented in the following sections. The simulation results confirmed that the op 
amp was able to achieve large gain and an almost constant UGBW and phase 
margin across the two CMOS processes. The same results were expected from the 
measurements, but again, various limitations in fabrication and testing limited the 
performance of the op amp. 
 
Figure 5.14. Layout of OP3 in both the CMOS processes 
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5.5.1 Measured Results of OP3 in the 0.25 mµ  CMOS Process 
First, the measured input offset voltage of the op amp with respect to the input 
common-node voltage is presented in Table 5.6. 
 
Table 5.6. Input offset voltage of OP3 with input common-mode voltage in the 
0.25 mµ  CMOS process 












The nominal input offset voltage was found to be 2 mV. Next, in Table 5.7, a 
comparison of the simulated and the measured performance of OP3 in the 0.25 
mµ  CMOS process is presented. Note that during measurements, the output load 
capacitance was about 20 pF, where as during the design, simulations were 
performed for a worst-case load of 1 pF. In order to compare the simulated and 
measured results for the same output load capacitance, the load capacitance in the 
simulations was increased to 20 pF, and the results are shown in Table 5.7. 
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Table 5.7. Simulated and measured performance of OP3 in the 0.25 mµ  CMOS 
process 
 
Specifications Simulated value Measured value 
Channel length 
(L) 
0.55 mµ  0.55 mµ  
VDD (V) 2 2 
IDD (mA) 0.95 0.93 
Vos (mV) - 2 
Av (dB) 98 - 
UGBW (MHz) 20 (CL = 20 pF) > 10 (CL = 20 pF) 
PM (degrees) 60 (CL = 20 pF)         > 70 (CL = 20 pF) 
SR ( sV µ/ ) +4.9, -4.8 (CL = 20 pF) 4 (CL = 20 pF)  
ICMR 0.62 – 1.46 V 0.64 – 1.44 V 




This op amp was not packaged, and it was only tested by means of wafer probing, 
which limited the measurements. The small-signal gain could not be measured as 
the op amp was fabricated as a unity-gain buffer with its non-inverting output 
wired to the inverting input internally in the chip. This was done to decrease the 
capacitive loading at the output. If the op amp was fabricated in the open-loop 
configuration, then manually short circuiting the output terminal with the 
inverting input terminal by a co-axial wire would have caused at least 50 pF 
loading at the output terminal. During measurements using the probe station, the 
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output load capacitance was about 20 pF, which affected the ac and transient 
performance. The UGBW could not be measured fully using a network analyzer 
due to limitations imposed by losses in the coaxial cables during wafer probing. 
An attempt was made to measure the UGBW frequency by observing the time 
domain output response for sinusoidal input with different frequencies, but this 
technique did not work beyond 10 MHz due to excessive noise in the probe setup. 
The PSRR measurement was done at dc for a 100 mV change in VDD, which was 
not a small-signal change. Thus, its measured value was much smaller than the 
simulated value, which was true for a small-signal “ac” change in the VDD. The 
measurement plots are shown next. 
 
Figure 5.15. Time domain input (Ch1) and output (Ch2) waveforms of OP3 





Figure 5.16. ICMR of the OP3 in the 0.25 mµ  CMOS process 
 
The input (Ch1) is a 0 – 2 V pulse, and the output (Ch2) swings between 0.64 – 







Figure 5.17. Phase margin of OP3 in the 0.25 mµ  CMOS process 
 
The phase margin of this op amp was greater than 70 degrees because the 
overshoot is practically negligible (less than 10%). The output load capacitance 





Figure 5.18. SR of the OP3 in the 0.25 mµ  CMOS process 
 
The SR of the op amp was about 4 V/us for a CL of 20 pF. The large-signal 
slewing of the op amp was primarily limited by the output load capacitance. 
When the op amp starts to slew positive, a small initial jump in the output can be 
seen in this plot. It was most probably caused by the finite coupling capacitance 
between the input and the output lines (both in the layout and in the test setup), 
which formed a capacitive divider with the output load capacitance.  
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5.5.2  Measured Results of OP3 in the 0.18 mµ  CMOS Process 
 
First, the measured input offset voltage of the op amp with respect to the input 
common-node voltage is presented in Table 5.8. Its nominal value was 1 mV. 
 
Table 5.8. Input offset voltage of OP3 with input common-mode voltage in the 
0.18 mµ  CMOS process 













Next, in Table 5.9, a comparison of the simulated and the measured performance 
of OP3 in the 0.18 mµ  CMOS process is presented. Note that during 
measurements, the output load capacitance of the measurement setup was about 
20 pF. Thus, in the simulation results, the output load capacitance was also set at 
20 pF in order to compare with the measurement results. 
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Table 5.9. Simulated and measured performance of OP3 in the 0.18 mµ  CMOS 
process 
Specifications Simulated value Measured value 
Channel length (L) 0.35 mµ  0.35 mµ  
VDD (V) 1.5 1.5 
IDD (mA) 0.89 0.9 
Vos (mV) - 1 
Av (dB) 96 - 
UGBW (MHz) 22 (CL = 20 pF) > 10 (CL = 20 pF) 
PM (degrees) 65 (CL = 20 pF)         > 70 (CL = 20 pF) 
SR ( sV µ/ ) 5 (CL = 1 pF) 5 (CL = 20 pF) 
ICMR 0.45 – 1.1 V 0.46 – 1.14 V 





Just like in the 0.25 mµ  CMOS process, this op amp was not packaged, and it 
was only tested by means of wafer probing, which limited the measurements. The 
small-signal gain could not be measured as the op amp was fabricated as a unity-
gain buffer with its non-inverting output wired to the inverting input. During 
measurements using the probe station, the output load capacitance was about 20 
pF, which affected the ac and transient performance. The UGBW could not be 
measured fully due to limitations imposed by losses in the coaxial cables during 
wafer probing. The PSRR measurement was done at dc for a 100 mV change in 
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VDD, which was not a small-signal change. Thus, its measured value was much 
smaller than the simulated value, which was true for a small-signal “AC” change 





Figure 5.19. Time domain input (Ch1) and output (Ch2) waveforms of OP3 





Figure 5.20. ICMR of OP3 in the 0.18 mµ  CMOS process 
 
The input (Ch1) is a 0 – 1.5 V pulse, and the output (Ch2) swings between 0.46 – 






Figure 5.21. Input (Ch2) and output (Ch1) waveforms of OP3 for a 10 MHz 
sinusoidal input in the 0.18 mµ  CMOS process 
 
This part was not packaged, and it was only tested by means of wafer probing. 
The UGBW frequency is greater than 10 MHz. The function generator was 
limited up to 10 MHz, beyond which its output became too noisy, and the noise of 
the probe setup became significant compared to the small-signal input.. In this 
measurement, the output CL was about 20 pF. Attempt was also made to measure 
the UGBW frequency using a network analyzer and a spectrum analyzer, but the 
losses associated with the coaxial cables, used in the probing of the die, was too 






Figure 5.22. Phase margin of OP3 in the 0.18 mµ  CMOS process 
 
The phase margin of this op amp was greater than 70 degrees because the 
overshoot is practically negligible (less than 10%). The output load capacitance 





Figure 5.23. SR of OP3 in the 0.18 mµ  CMOS process 
 
The SR of the op amp was about 5 V/us for a CL of 20 pF. The large-signal 





The design of an op amp, OP3, with constant UGBW frequency and phase 
margin was presented in this chapter. The UGBW frequency of the op amp 
depends on the input transconductance of the differential input pair. Using a 
Bootstrap biasing scheme, constant transconductance was generated, which was 
intended for the design of constant UGBW frequency of the op amp. This op amp 
was designed using devices with twice the minimum feature-size channel lengths. 
A simple biasing scheme was used to generate and mirror the bias currents into 
the devices, and all the NMOS and PMOS bulks were kept reversed biased. The 
simulated and measured results of OP3 were presented. This op amp was 
designed to achieve: 
1. Large small-signal gain 
2. Constant UGBW frequency 
3. Constant phase margin. 
The simulation results show that the above three objectives were met with the 
same circuit scaled from the 0.25 mµ  CMOS and the 0.18 mµ  CMOS processes. 
During measurements, this op amp could not be packaged, and it was measured 
using wafer probes, which limited the scope of the measurements. The small-
signal gain could not be measured during wafer probing because the op amp was 
connected as a unity-gain buffer internally inside the chip. The output load 
capacitance was larger than the maximum designed load capacitance. Still, the op 
amp showed comparable phase margins, which were greater than 70 degrees in 
both the CMOS processes. The UGBW frequency could not be measured due to 
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limitations of the measurement setup. Overall, the affect of scaling on the 
performance of the op amp architecture from one technology to the other was 
partially verified within the limitations of measurements. 
 Even though the gain, UGBW, and phase margin of the op amp needed to 
be compared to prove scalability across technologies, only the phase margin could 
be verified through a comparison of their small-signal response, which is shown 
in Figure 5.24. The gain and the UGBW could not be compared in both the 
CMOS processes. 
Figure 5.24. Comparison of the overshoot and phase margins in the small-signal 
response of OP2 in both the CMOS processes 
 
 In the next chapter, buffered versions of these op amps are developed such 
that their outputs can be buffered by source followers to drive large output 
capacitive loads. The output buffer will be designed as a mg  boosted source 
follower using current feedback capable of driving capacitively coupled 50 Ω 
output loads with large output capacitances. 
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Chapter 6 
Buffered Op Amps 
 
 In the previous chapters, scalable op amps were developed to achieve 
large gain, and constant UGBW frequency and phase margin independent of the 
technology and the channel length. These op amps consisted of two cascaded gain 
stages, which can be viewed as “un-buffered” op amps as their output impedance 
was large. They were designed for small output load capacitance (up to 2 pF), but 
during measurements, the output load capacitance was 20-50 times larger than the 
designed value. Thus, it is important to develop “buffered” versions of these op 
amps, such that they will be able to drive large output load capacitances. 
Moreover, during measurements, some of the instruments had 50 Ω input 
resistance, which made the buffering of the outputs of these op amps a necessity. 
 In designing “buffered” op amps, compensation becomes important. 
Mostly, a source follower follows the two gain stages, which acts as the final 
stage of the “buffered” op amp. Addition of the source follower adds its own 
pole-zero pair; the pole being more dominant over the zero for large load 
capacitance. This converts the small-signal transfer function of the op amp from a 
2 pole to a 3 pole system, which affects the phase margin and the closed loop 
settling response of the op amp. It is desired that the extra pole (or poles) caused 
by the addition of the output buffer stage in the op amp should be much larger so 
as not to influence the gain or the phase responses up to the UGBW frequency. In 
the case of the output buffer stage being implemented using source followers, 
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their poles can be kept large by burning more power in the source followers, 
which will not give a low power solution. Another possible option can be to use 
feedback to boost the effective transconductance of the source follower with 
smaller bias currents. Such a technique is discussed next, where the effective 
transconductance of the source follower is boosted using current feedback.  The 
proposed scheme is similar to the one used in [47], where the effective 
transconductance was boosted by controlled positive voltage feedback. 
 
6.1 Current Feedback mg  Boosted PMOS Source Follower with NMOS 
Current Mirror Sink 
 In order to buffer the outputs of OP2 and OP3 by source followers, there 
are two primary requirements: 
1. The output source followers should be able to drive capacitively coupled 50 Ω 
output resistance with appreciable source follower gain, such that the overall 
gain of the op amp is not degraded.  
2. The pole(s) introduced by the source followers should be much larger (about 5 
– 10 times) than the largest pole that effect the UGBW frequency and the 
phase margin. 
These two requirements can be met by developing a source follower whose 
effective transconductance is boosted by current feedback, and such an 
architecture is shown in Figure 6.1. In this figure, a single-transistor PMOS 
source follower is modified into a three-transistor source follower by the addition 
of the NMOS current mirror. The output load resistance and capacitance are de-
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coupled using a blocking capacitor Cb. It will be assumed that the bulk (n-well) 
and the source terminals of the PMOS devices are tied together. 
 
Figure 6.1. Current feedback mg  boosted “modified” PMOS source follower 
with NMOS current mirror sink 
 
A quick look at Figure 6.1 shows that M1-M2-M3 form a negative current 
feedback loop, whose loop-gain is (-K). The total bias current “I” is distributed 














I         (6.2) 
If we compare the PMOS source follower transistor (M1) in Figure 6.1 with a 
simple, single transistor PMOS source follower, one can see that the current 
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through M1 is reduced by a factor of (K+1) in the former case. Assuming a square 
law device, this will correspond to a decrease in 1mg  by a factor of 1+K . But, 
due to the 1:K NMOS current mirror, the total small-signal current at the output is 
(K+1) times the small-signal current carried by M1. Thus, the effective small-
signal output current and the transconductance of the source follower is boosted 
by a factor of 1+K  compared to a simple source follower. 
Let us develop various expressions for the source follower shown in Figure 6.1. 
a) Small-signal output current and effective transconductance 
The small-signal output current can be given by 
 { } )()1()1( 11 outinmout vvgKiKi −+=+=     (6.3) 












=+=     (6.4) 
From Equation (6.4), an interesting point to note is that the effective 
transconductance of the modified source follower will be equal to the 
transconductance of a single-transistor source follower, which either has its bias 
current or its aspect ratio scaled by a factor of (K+1). This shows that the 
modified source follower can achieve lower area as well as power. 
 
b) Small-signal gain 
The mid band, small-signal gain of the modified source follower in Figure 



































    (6.5) 
It can be seen that the small-signal gain is slightly degraded due to the low-
impedance node caused by the diode-connected M2. But, the overall small-signal 
gain is improved compared to a simple source follower due to boost in the 
effective transconductance. 
 
c) Small-signal output resistance 
The small-signal output resistance is improved due to current feedback, 
































    (6.6) 
 
d) Frequency response 
The single-transistor source follower has a single pole-zero pair, both of 
which are dependent on the transconductance of the source follower. In Figure 
6.1, a boost in the transconductance will surely push out the pole, but other poles 
and zeros will also appear in the overall transfer function. The small-signal 
transfer function of the circuit in Figure 6.1 can be derived, and simplification of 










































−≅        (6.8) 
A single-transistor source follower has only one pole at the output, but the 
modified source follower of Figure 6.1 has two major poles. The first pole, given 
by Equation (6.7) is pushed out due to boost in the effective transconductance, 
which improves the bandwidth of the source follower. The second pole, given by 
Equation (6.8) needs to be larger than the first pole. In a CMOS process, the 






f =         (6.9) 
A careful look at Equation (6.8) shows that the second pole is approximately 
(K+1) times smaller than Tf , which is in the order of few GHz in the present day 
CMOS processes. Thus, in most cases, the second pole will be larger than the first 
pole.  
 In this design, there is a trade off between the location of the second pole 
and the boost in the effective transconductance. The loop gain of the current 
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2)(        (6.12) 
Equation (6.12) shows that there exists a trade off between the loop gain and the 
second pole, and the effective transconductance is dependent on the loop gain. 
Thus, it might not be possible to boost the effective transconductance largely if 
the location of the second pole becomes important in the design. 
 
e) Input capacitance 
The input capacitance of the source follower is of important concern if it 
has to be cascaded with the gain stages of the op amp because the input 
capacitance of the source follower acts as the load capacitance for the second gain 
stage. If this capacitance is large, it will affect the phase margin of the overall op 
amp. As stated earlier, one of the advantages of the modified source follower of 
Figure 6.1 is that one can achieve the same value of effective transconductance as 
a single-transistor source follower with almost (K+1) times smaller input device 
size. This helps in reducing the input capacitance, which can be expressed as 
















++−=     (6.13) 
The input capacitance of the modified source follower is comparable to the input 
capacitance of a single transistor source follower. 
 
f) Distortion 
In general, the distortion of the buffered op amps are limited by the 
distortion performance of the output buffers. It can be reduced using cascode 
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output structures as proposed in [48, 49], but still, the overall distortion of the un-
buffered op amps are much smaller than the buffered op amps. Some of the 
design techniques to reduce distortion were shown in [50]-[52].  
In Figure 6.1, it can be seen that the voltage drop across diode-connected 
M2 tends to decrease 1dsV , which will push M1 out of saturation into linear region 
of operation. This is a direct indication that the modified source follower will 
have poor input signal handling capacity and large distortion effects. In general, 
the higher order harmonics will tend to become stronger with 
i. Decrease in 1dsr , which will decrease the small-signal gain 
ii. Decrease in the load resistance 
iii. Decrease in the bias current, I, for large positive output swing. 
This source follower is good only for small-signal inputs. This technique of 
boosting the transconductance using current feedback can be extended to a push-
pull source follower, which will be able to handle large-signal inputs. Such a 
source follower will be discussed in Section 6.3. 
 
 The performance of the modified source follower is improved due to boost 
in the effective transconductance. Its merits will become more prominent if it is 
compared with a single-transistor source follower with only one PMOS device. If 
we assume that the total bias current, I, and the aspect ratio of the input PMOS 
device is kept the same in both the single transistor and modified source 
followers, then Table 6.1 shows a comparison of their performances. 
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Table 6.1. Comparison of the performance of the simple, single transistor source 
follower and the modified, three transistor source follower for the same input 
device size and total current 
Specification Single Transistor  
Source Follower 
Modified Source Follower 
mg  1mg  ( ) 11 mgK+  






























































































































The modified source follower, shown in Figure 6.1, was designed in the 0.18 mµ  
CMOS process. It was specifically designed to drive 50 Ω output load resistance, 
and a 10 pF load capacitance. A 50 Ω resistance corresponds to a conductance of 
20 mS. In order to achieve a minimum small-signal gain of 0.5, the effective 
conductance of the source follower should be at least 20 mS, which for a MOS 
device requires large current as well as aspect ratio. Simulation results for the 
single transistor and modified source followers are shown next in Table 6.2. In 
this simulation, the total bias current and the input device size was kept the same. 
For the modified source follower in Figure 6.1, the value of the NMOS current 
mirror ratio “K” was chosen as 4. This indicates that the effective 
transconductance will be improved by a factor of approximately 5 . In Table 6.2, 
it can be seen that it did improve approximately by a factor of 2. The 
improvements in the simulated small-signal gain and bandwidth of the modified 
source follower were 1.3X and 1.5X respectively over the single transistor source 
follower. As expected, the THD (total harmonic distortion) of the modified source 
follower was worser than the single transistor source follower. The simulated 
frequency responses are shown in Figure 6.2 
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Table 6.2. Comparison of the simulation results of the single transistor and 
modified source followers 




Total bias current 4 mA 4 mA 
Effective mg  20.6 mS 41 mS 
VA (mid-band)  -6.2 dB -4 dB 
BW  630 MHz 938 MHz 
outR  48.5  (without RL) 
24.6  (with RL) 
24.4  (without RL) 
16.4  (with RL) 







Figure 6.2. Simulated frequency response of the single transistor and modified 
source followers 
 
The modified source follower had larger small-signal gain as well as bandwidth 
compared to the single-transistor source follower. Notice that the single-transistor 
source follower has a single-pole frequency roll-off, where as the modified source 
follower has a two-pole frequency roll-off. The low-frequency roll-off is caused 
by the DC blocking capacitor at the output. 
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6.2 Current Feedback mg  Boosted PMOS Source Follower with Resistor-
NMOS Sink 
In Figure 6.1, a mg  boosted PMOS source follower was described. The 
same circuit can be modified by replacing the NMOS device M2 by a resistor, and 
it is shown in Figure 6.3. 
 
 
Figure 6.3. Current feedback mg  boosted “modified” PMOS source follower 
using resistor-NMOS sink 
 
The advantage of going from the circuit in Figure 6.1 to the circuit shown above 
in Figure 6.3 is that the voltage drop across the resistor can be made less as 
compared to the gsV  drop of the diode connected NMOS device M2 in Figure 6.1, 
which will improve the THD performance. 
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I   (6.17) 
The loop gain can be given as 
 RgLG m2=         (6.18) 
And, the effective transconductance can be expressed as 
 ( ) 1, 1 meffm gLGg +=        (6.19) 
It can be seen that increase in 1I  will cause an increase in 1mg , but a consequent 
decrease in 2I  will cause a decrease in 2mg . Thus, there will be a particular pair 
of values of 1I  and 2I  for which the loop gain and the effective transconductance 
will be maximum. It is desirable to find the distribution of 1I  and 2I  for the 
maximum loop gain, but it might not be suitable to meet the bandwidth 
performance, which is discussed next. 
 







p −=         (6.20) 









2)(        (6.21) 
Again, in this design, there exists a trade off in the boosting of the effective 
transconductance and the location of the second pole. If the location of the second 
pole has to be kept large, then the loop gain has to be sacrificed. This will be an 
important aspect in the design of this source follower if it were to be integrated 
with the op amp.  
Next, the design of the circuit in Figure 6.3 is presented. In this design, the 
location of the second pole is given importance over the loop gain. First, let us 
assume that the channel lengths of the devices are already fixed. Assuming a 
particular value for R, and the location of the second pole, W2 can be determined 
from the following equation. 





=       (6.22) 
Now, with R and W2 known, we can determine the currents 1I  and 2I  from 
Equations (6.16) and (6.17). It should be checked that for the obtained value of 
1I , the voltage drop across the resistor should be large enough to turn on M2 
appreciably. Otherwise, a different value of R has to be selected, and W2 has to 
be found accordingly. 
Next, the loop gain and the effective transconductance can be calculated 
using Equations (6.18) and (6.19). Note that in this design flow, the stress is not 
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on maximizing the effective transconductance but to keep the second pole further 
away. The circuit shown in Figure 6.3 was fabricated in a 0.18 mµ  CMOS 
process to verify the proposed concept. The circuit elements are shown in Table 
6.3, where the load consisted of a 50 Ω resistance in parallel with a 10 pF 
capacitance. The simulation and measurement results for this circuit are shown in 
Table 6.4 
 
Table 6.3. Components values of elements in the modified source follower 
Component Value 
I (mA) 1.5 
M1 125/0.18 
M2 40/0.18 








Figure 6.5. Measurement setup of the probe station 
 
The measurement setup of the probe station was similar to the one described in 
Figure 4.26, and it is redrawn in Figure 6.5. Various equipments used during 
testing are listed in Table 4.15. 
A comparison of the simulated and measured performance of the modified 
source follower in Figure 6.3 is presented in Table 6.4. The transconductance of a 









= '2        (6.23) 
Equation (6.23) will be an approximation for short channel devices. As shown in 
Table 6.3, if we assumed that in a single transistor source follower, the input 
device of size 125/0.18 carried a bias current of 1.5 mA, then in the 0.18 mµ  
CMOS process, its mg  will be approximately equal to 10 mS. From Table 6.4, it 
can be seen that the effective transconductance was improved by a factor of 5 and 
3 in simulation and measurement respectively. This was achieved due to mg  
boosting. In a single transistor source follower, in order to achieve mg  in the 
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order of the modified source follower, both current and input device size has to be 
increased. The boost in the mg  improved the measured gain to about 0.6 V/V for 
a 50 Ω output load resistance.  
The bandwidth could not be measured because the losses in the co-axial 
cables were significant. The bandwidth of these co-axial cables with a 50 Ω 
resistance was measured to be almost 15 MHz. These losses could have been 
estimated using two independent measurements: one with the DUT (device under 
test) and the other without the DUT, but in both the cases, the input and the output 
needed to be terminated with a 50 Ω resistance. In the measurement setup, while 
making measurements in presence of the DUT, the input impedance of the source 
follower was not 50 Ω (due to high impedance gate of M1), where as in absence 
of the DUT, the input impedance was about 50 Ω. This caused different power 
transfers from the input to the output as a function of the frequency in both the 
cases, which prevented the extraction of the losses in the co-axial cables. The 
time-domain input and output responses of the modified source follower are 
shown in Figure 6.6. Even though the bandwidth could not be measured, the 
simulated frequency response is presented in Figure 6.7.  
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Table 6.4. Performance of the modified source follower 
Specification Simulated value Measured value 
Effective mg  50 mS 30 mS 
VA  0.7 0.6 
1p   1.1 GHz - 
2p   1.2 GHz - 
HD2 
(45 mVp-p, 50 Ω) 





Figure 6.6. Time domain input (Ch2) and output (Ch1) waveforms of the 
modified source follower 
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In Figure 6.6, the small-signal gain of the source follower is about 0.6 V/V for a 
50 Ω output load. The gain was improved because the effective transconductance 
of the modified source follower was boosted by a factor of almost 3 compared to 
a single transistor source follower. 
 
 
Figure 6.7. Simulated small-signal BW of the modified source follower 
 
In Figure 6.7, the low frequency roll off is due to the dc blocking capacitors at the 
output. The simulated mid-band gain was 0.7 V/V, but the actual measured gain 
was only 0.6 V/V. This was probably caused by a smaller loop gain than 
designed. The simulated BW was about 1.1 GHz, and the location of the second 
pole was about 1.2 GHz. 
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Figure 6.8. HD2 of the modified source follower 
The HD2 for a 45 mVp-p output is about 25 dB. The distortion performance of 
the modified source follower is poor due to the following reasons: 
1. Small-signal gain is less due to driving 50 Ω output load resistance.  
2. Small channel length devices have poor dsr , which degrade the linear gain. 
3. The voltage drop across the resistor tends to decrease 1dsV , which pushes M1 
out of saturation and degrades the linear gain 
 
6.3 Current Feedback mg  Boosted Push-Pull Source Follower 
 The source followers presented in Figures 6.1 and 6.3 are not suitable for 
large input signal swing. While integrating such a buffer with an op amp, the 
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outputs of the op amp will have large-signal swing, and a push-pull buffer with 
complementary input stages will be needed to handle the large-signal input. Such 
a buffer is shown in Figure 6.9. It is a two-stage, push-pull source follower, whose 
second stage uses current feedback to boost the effective transconductance. 
 
 
Figure 6.9. Modified push-pull source follower 
 
In Figure 6.9, it is intended that the quiescent operating voltages at the input and 
the output should be the same. This can be achieved by careful design of M1 
through M4 such that 
 31 gsgs VV =  and 42 gsgs VV =       (6.24) 
In Figure 6.9, the first stage is a simple source follower stage with complementary 
devices. The second stage is a mg  boosted stage, which works on the same 
 225 
principle as the circuit shown in Figure 6.1. The overall two-stage source follower 
is effectively a 3 pole system, all of which should be large enough not to 
appreciably affect the phase margin of the op amp. The overall gain of the source 
follower is the product of the gains of each of the two stages.  
 The simulation results for the circuit in Figure 6.9 in the 0.18 mµ  CMOS 
process are presented next. The output load consisted of a 50 Ω resistor in parallel 
with a 10 pF capacitor. 
 
Table 6.5. Simulated performance of the push-pull source follower 
Specification Value 
VDD 1.8 
Total bias current 3 mA 
Gain 0.66 
BW 900 MHz 
Linear input range 
(for gain > 0.5) 
0.5 V – 1 V 
HD2  






Figure 6.10. Small-signal gain and bandwidth of the push-pull source follower 
 
In Figure 6.10, the small-signal gain was about 0.62 V/V, and the bandwidth was 
about 900 MHz. The low-frequency roll off is due to the dc blocking capacitors at 
the output. The gain was poor because it is given by the product of the gain of the 
two source follower stages; the gain of each stage was less that 0.85 due to bulk 
effects of the NMOS devices. The simulated time-domain response is shown next 
in Figure 6.11. The applied input was a 10 MHz, 1Vp-p sine wave. The output 





Figure 6.11. Large-signal time domain input and output signals for a purely 
capacitive output load 
 
Next, the distortion performance of the buffer was simulated using a 1 Vp-p 
sinusoidal wave, and as shown in Figure 6.12, HD2 was found to be 25 dB for 
this large-signal input.  
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Figure 6.12. Harmonic distortion of the push-pull source follower for a purely 
capacitive output load and 1 Vp-p sinusoidal input. 
 
In case of driving a 50  output load, the distortion will also be poor for small-
signal inputs, and it is shown in Figure 6.13 for a 100 mVp-p sinusoidal input, 
which gave the HD2 as 39 dB for a 50  load. 
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Figure 6.13. Harmonic distortion of the push-pull source follower for 50  output 
load and 100 mVp-p sinusoidal input. 
 
In the next section, the buffered version of the op amp, OP2, is described. 
 
 
6.4 Buffered OP2 
 
 The op amp, OP2, developed in the previous chapters, needs to be 
buffered because during testing, the output load capacitance was 20 – 50 times 
larger than its maximum designed value. In this op amp, all minimum feature-size 
channel length devices were used, and an adaptive PMOS bulk drive scheme was 
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used to generate the bias currents. The overall buffered op amp architecture is 
shown in Figure 6.14, where the last stage is implemented by two push-pull 
source followers as shown in Figure 6.9. 
 
Figure 6.14. Buffered OP2 
 
In Figure 6.14, due to the presence of the output source follower, the ICMR range 
of the overall op amp will be slightly reduced.  
 
 
6.4.1 Simulation Results of Buffered OP2 
 
This op amp was simulated in the 0.25 mµ  CMOS process and the 0.18 mµ  
CMOS process, and their simulated performance is compared in Table 6.6. 
During measurements, the oscilloscope probes caused a loading of 2.5 pF, and the 
total output load capacitance was 10 pF. 
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Table 6.6. Comparison of the simulated performance of buffered OP2 in the 0.25 
mµ  and the 0.18 mµ  CMOS processes 
 
Simulated value Performance specification 
0.25 mµ  CMOS 0.18 mµ  CMOS 
Vdd 2 V 1.5 V 
vA  67 dB 62 dB 
UGBW (single-ended CL= 10 pF) 24 MHz 19 MHz 
Phase margin 71 deg 65 deg 
Slew rate (single-ended CL= 10 pF) 14 sV µ/  10 sV µ/  
ICMR  0.64 – 1.395 V 0.52 – 1.01 V 
PSRR (at dc) 68 dB 64 dB 
Idd (op amp) 
Idd (source follower) 
820 Aµ  
3.3 mA 
520 Aµ  
3.3 mA 
 
The above comparison shows that insertion of the output source follower did not 
affect the overall performance of the op amp considerably, and their gain, and 
phase margin remained relatively constant in both the processes. This op amp was 
fabricated in the 0.25 mµ  CMOS process, and the measured results are presented 
next. It was not fabricated in the 0.18 mµ  CMOS process because the un-
buffered version of this op amp had already failed to operate satisfactorily due to 
uncontrolled PMOS bulk drive.  
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 6.4.2 Measurement Results of Buffered OP2 
The layout of buffered OP2 is shown in Figure 6.15. 
 
Figure 6.15. Layout of buffered OP2 in both the CMOS processes 
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During processing in the 0.25 mµ  CMOS process, there was an 
unexpected update in the fabrication, but the updated device models were not 
available at the time of designing the circuit. It was later found through 
measurements that the fabricated value of a resistance was almost 50% more than 
the simulated value. This effected the generation of the bias current in the bias 
current generation circuit shown in Figure 3.11 considerably. It also effected the 
generation of the limiting current for the PMOS bulk drive. These currents were 
smaller than the simulated value. The total measured bias current in the two gain 
stages was measured to be almost 25% of the simulated value. 
Smaller limiting current for the bulk drive affected the bulk drive of the 
PMOS devices in the second gain stage of the op amp. During the design, it was 
intended that the bias current in the second gain stage should be 5 times the 
current in the first gain stage in order to achieve a good phase margin. This 5 
times larger bias current in the second gain stage was generated by forward 
biasing of the PMOS bulk diodes such that their threshold voltage could be 
reduced. After fabrication, since the forward biased PMOS bulk diode currents 
were smaller, the extent to which these PMOS bulk diodes could be forward 
biased was limited, and overall this resulted in a much smaller bias current in the 
second gain stage. This degraded the phase margin, and reduced bias currents also 
affected the large-signal slewing capability of the op amp. The measured 




Table 6.7. Comparison of the simulated and measured performance of the 
buffered OP2 in the 0.25 mµ  CMOS process 
 
 
Due to reduced bias current in the second gain stage, the phase margin was poor, 
and it also resulted in poor slewing capability of the overall op amp. The UGBW 
frequency could not be measured satisfactorily due to losses in the co-axial 
cables. 
 
SPECIFICATIONS Simulated value Measured value 
Channel length  0.25 mµ  0.25 mµ  
VDD (V) 2 2 
IDD (mA) 0.82 (op amp) 
3.3 (source follower) 
0.25 (op amp) 
2 (source follower) 
Vos (mV) - 4 
Av (dB) 67  - 
UGBW (MHz) (CL=10 pF) 24  - 
PM (deg) (CL=10 pF) 71  40 
SR (V/us) (CL=10 pF) 14  4 
ICMR 0.64 V – 1.395 V 0.592 V – 1.345 V 
PSRR (at dc) 68 dB 40 dB for 100 mV change 
in VDD 
 235 
The input offset voltage of buffered OP2 in the 0.25 mµ  CMOS process 
is presented next. Even though the bias currents were much smaller, it still had 
small input offset voltage. 
 
Table 6.8. Input offset voltage of buffered OP2 with varying input common-
mode voltage in the 0.25 mµ  CMOS process 
 

















Figure 6.16. Small-signal step response of buffered OP2 in the 0.25 mµ  CMOS 
process 
 
The small-signal positive and negative overshoots of the op amp were about 20% 
and 33% respectively. This corresponded to a worst-case phase margin of about 





Figure 6.17. Large-signal slew of the buffered OP2 in the 0.25 mµ  CMOS 
process 
 
The large-signal SR was about 4 V/us. It is less than expected because of decrease 
in the bias currents. Overall, the performance of the buffered OP2 in the 0.25 mµ  
CMOS process was poor. The update in the fabrication process did not get 
reflected in the device models during simulation, which effected the biasing of the 
various stages in the op amp, and the desired performance could not be achieved. 
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6.5 Buffered OP3  
 The op amp, OP3, which was developed in the previous chapter, was 
buffered at the output using the push-pull source follower shown in Figure 6.9, 
and the overall op amp is shown in Figure 6.18. In this op amp, the channel 
lengths of all the devices were kept twice the minimum feature size, and all the 
bulks of the NMOS and the PMOS devices were reversed biased. In Figure 6.18, 
two push-pull source followers, as shown in Figure 6.9, were combined to 
implement the differential output buffer stage. 
 
Figure 6.18. Buffered OP3 
 
 
6.5.1 Simulation Results of Buffered OP3 
 
This op amp was simulated in the 0.25 mµ  CMOS process and the 0.18 
mµ  CMOS process, and their simulated performance is compared in Table 6.9.  
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Table 6.9. Comparison of the simulated performance of buffered OP3 in the 0.25 
mµ  and the 0.18 mµ  CMOS processes 
Simulated value Performance specification 
0.25 mµ  CMOS 0.18 mµ  CMOS 
Vdd 2 V 1.5 V 
vA  90 dB 88 dB 
UGBW (single-ended CL= 10 pF) 74 MHz 70 MHz 
Phase margin 80 deg 74 deg 
Slew rate (single-ended CL= 10 pF) 60 V/us 50 V/us 
ICMR  0.65 – 1.46 V 0.5 – 1.1 V 
PSRR 92 dB 90 dB 
Idd (op amp) 
Idd (source follower) 
960 Aµ  
3.3 mA 
690 Aµ  
3.3 mA 
 
The above comparison shows that insertion of the output source follower did not 
affect the overall performance of the op amp considerably, and their gain, phase 
margin and UGBW frequency remained relatively constant in both the processes.  
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6.5.2 Measurement Results for Buffered OP3 
The measured results for the buffered OP3 in both the CMOS processes 
are shown next. In these measurements, the op amp was connected in the single-
ended unity gain mode. The layout of buffered OP3 in both the CMOS processes 
is shown in Figure 6.19. A comparison of the simulated and measured results is 
shown in Tables 6.10 and 6.11. 
 
Figure 6.19. Layout of buffered OP3 in both the CMOS processes 
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Table 6.10. Simulated and measured performance of the buffered OP3 in the 0.25 
mµ  CMOS process 
SPECIFICATIONS Simulated value Measured value 
Technology 0.25 mµ  CMOS 0.25 mµ  CMOS 
Channel length (L) 0.55 mµ  0.55 mµ  
VDD (V) 2 2 
IDD (mA) 0.96 (op amp) 
3.3 (source follower) 
0.6 (op amp) 
0.88 (source follower) 
Av (dB) 90  - 
UGBW (MHz) (CL = 10 pF) 74 - 
PM (degrees) (CL = 10 pF) 80 30 
SR (V/us) (CL = 10 pF) 60 36 
ICMR 0.65 – 1.46 V 0.65 – 1.42 V 
PSRR (at dc) 92 dB 46 dB for 200 mV change in 
VDD 
 
Again, changes in the fabrication process affected the bias currents, which changed 
the operating point of the output source follower considerably. This resulted in poor 
phase margin as the poles from the source followers became small. The slew rate was 
also limited by the slewing characteristics of the source followers. The overall 
performance of the op amp was degraded by the reduced currents in the source 
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follower stages. The performance of the op amp in the 0.18 mµ  CMOS process is 
presented next, and the same problems during fabrication affected the performance of 
the op amp. 
 
Table 6.11. Simulated and measured performance of the buffered OP3 in the 0.18 
mµ  CMOS process 
SPECIFICATIONS Simulated value Measured value 
Technology 0.18 mµ  CMOS 0.18 mµ  CMOS 
Channel length (L) 0.35 mµ  0.35 mµ  
VDD (V) 1.5 1.5 
IDD (mA) 0.69 (op amp) 
3.3 (source follower) 
0.64 (op amp) 
2 (source follower) 
Av (dB) 88  - 
UGBW (MHz) (CL = 10 pF) 70 - 
PM (degrees) (CL = 10 pF) 74 >70 (CL=2.5pF) 
< 30 (CL=10pF) 
SR (V/us) (CL = 10 pF) 50 10 
ICMR 0.5 – 1.1 V 0.52 – 1 V 







Figure 6.20. Time domain output of buffered OP3 in unity-gain buffer 
configuration in the 0.25 mµ  CMOS process for a CL of 10 pF 
 
In Figure 6.20, a sinusoidal output response is shown for a 1 MHz sinusoidal 
input. The noise in the output waveform is primarily caused due to the probe 





Figure 6.21. Small-signal overshoot of the buffered OP3 in the 0.25 mµ  CMOS 
process 
 
In the 0.25 mµ  CMOS process, the small-signal overshoot of the op amp was 
almost 50%. This corresponded to a PM of about 30 degrees, which is poor due to 
the reduced bias currents in the output source follower. The response of the same 






Figure 6.22. Time domain input (Ch2) and output (Ch1) of the buffered OP3 in 
the 0.18 mµ  CMOS process with a 10 pF load capacitance.  
 
In the 0.18 mµ  CMOS process, it can be seen that for a 10 pF load, the input as 
well as the output oscillate for lower input voltages. In the 0.25 mµ  CMOS 
process, the phase margin of the same op amp was 30 degrees, which got further 
degraded in the 0.18 mµ  CMOS process. These oscillations were primarily 
caused due to the reduced bias currents in the output source followers. When the 
output loading is reduced from 10 pF to 2.5 pF, the oscillations were greatly 




Figure 6.23. Time domain input (Ch2) and output (Ch1) of the buffered OP3 in 
the 0.18 mµ  CMOS process with a 2.5 pF load capacitance  
 
In the 0.18 mµ  CMOS process, the buffered OP3 was also excited by pulse 
waveforms for different output load capacitances, and they are shown in Figures 
6.24 and 6.25. In these figures, it can be seen that the output as well as the input 
waveforms showed oscillations for a 10 pF output capacitance. But, these 




Figure 6.24. Time domain input (Ch2) and output (Ch1) waveforms of the 
buffered OP3 in the 0.18 mµ  CMOS process with 10 pF output capacitance 
 
 
Figure 6.25. Time domain input (Ch2) and output (Ch1) waveforms of the 
buffered OP3 in the 0.18 mµ  CMOS process with 2.5 pF output capacitance 
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Figure 6.26. ICMR of the buffered OP3 in the 0.25 mµ  CMOS process 
 
As shown in Figure 6.26, the ICMR of the buffered OP3 in the 0.25 mµ  CMOS 
process was 0.65 V – 1.42 V, which is slightly less than the un-buffered op amp, 
because the output source followers limited the large-signal swing of the op amp. 





Figure 6.27. ICMR of the buffered OP3 in the 0.18 mµ  CMOS process 
 
 
Next, the slew rate of the op amp was measured in both the CMOS processes, and 





Figure 6.28. Large-signal slew of the buffered OP3 in the 0.25 mµ  CMOS 
process 
  
In the 0.25 mµ  CMOS process, the buffered OP3 achieved a slew rate of about 
36 V/us, but in the 0.18 mµ  CMOS process, the slew rate was about 10 V/us, and 





Figure 6.29. Large-signal slew of the buffered OP3 in the 0.18 mµ  CMOS 
process 
 
Finally, the distortion performance was measured in both the CMOS processes, 
and the plots are shown next. In this design, the harmonic distortion of the output 





Figure 6.30. Harmonic distortion of the buffered OP3 in the 0.25 mµ  CMOS 
process 
 
In the 0.25 mµ  CMOS process, the second harmonic distortion (HD2) of the op 
amp for a 355 mVp-p, 10 MHz sine input was about 33 dB. It is poor primarily 
due to the output source follower, which carried reduced bias currents. It can be 
seen that the distortion performance of the buffered op amp is comparable to the 
source follower by itself. The HD2 in the 0.18 mµ  CMOS process was about 27 
dB, and it is shown in Figure 6.31. 
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6.6 Future Work 
 
 In this chapter, the design methodolgy of an op amp with large small-
signal gain, constant UGBW frequency and phase margin in different 
technologies was presented. The performance of the op amp was verified through 
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simulations, but its measured performance fell short of the simulation results. This 
was caused by various issues during fabrication and testing phases. With 
knowledge of these isssues, further fabrication is being carried out, and some of 
the steps that have been taken are as follows: 
1. Further fabrication of the op amps is being done with the knowledge of the 
updates in the CMOS process. Due to the fabrication timeline, the results from 
these fabricated circuits will not be included in this thesis. 
2. In the previously fabricated chips, internal biasing schemes did not generate 
proper biasing currents and voltages due to processing changes. The biasing 
scheme is made external in order to adjust the biasing currents and voltages 
externally. This will help in verifying the proposed concepts with negligible effect 
of biasing on the circuit performance. 
3. More insight into different nodes of the op amps is made available by routing 
them to external pads. Some nodes could be sensitive to large capacitive loading 
of the pads; thus, digitally controlled transmission gates have been used in series 
with these routes to the pads. 







In this chapter, three mg  boosted source followers were developed, whose 
effective transconductance was boosted using current feedback. These source 
followers were able to achieve larger small-signal gain as well as bandwidth for 
lower power and device area. Through simulations and measurements, the 
performances of these source followers were verified. 
The push-pull source follower was integrated with the un-buffered 
versions of OP2 and OP3 to convert them into buffered op amps so that they 
could drive large output capacitive loads. During fabrication, the process was 
updated, but the corresponding device models were not available during 
simulation. This had a major impact on the bias current generation circuits, which 
affected the overall operating points of the op amps as well as the output source 
followers. Even though the simulated performance of the buffered versions of 
OP2 and OP3 showed promising results, it could not be verified in the 
measurements due to improper biasing of various blocks of the buffered op amps. 
The overall performance of the un-buffered versions of the op amps were better 
than their buffered versions primarily because the output source follower stages of 
the op amps failed to operate satisfactorily due to updates in the fabrication 
process. With the prior knowledge of the updates in the fabrication process, 
further fabrication of the op amps is being carried out, but the results will not be 
included in this thesis. 
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Chapter 7 
Contributions of the Research 
 
The research in this thesis was aimed at investigating the feasibility of developing 
scalable analog circuit techniques across different technologies with small 
channel lengths. An op amp was chosen as an example circuit, and its small-
signal gain, UGBW frequency and phase margin were chosen as the target 
performance specifications to be made constant across different technologies. It 
was also intended to perform the design with all small channel length devices. 
Based on this research, the various contributions are summarized below: 
 
1. Study of the feasibility of developing scalable op amps with all small 
channel length devices 
The primary aim of the research was to develop scalable op amps, 
whose performance can be kept constant independent of technology as 
well as channel length of the devices. It was found that small channel 
lengths degrade overall circuit performance, and it is not recommended to 
use all small channel length devices. Moreover, while using minimum 
channel length devices, complete scalability of the op amps could not be 
achieved. If the performance specifications can be expressed as ratios 
(which can be made constant across different technologies), better 
scalability can be achieved by increasing the channel lengths from 
minimum feature size. 
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2. Boost in the small-signal gain of a differential output stage using a 
negative resistance circuit 
Gain stages with small channel devices have poor gain, primarily 
caused by large channel length modulation effects associated with the 
MOS devices. A negative resistance circuit can be used to generate small-
signal negative resistance based on the drain-to-source resistances of the 
MOS devices.  This negative resistance can be used to cancel the positive 
drain-to-source resistances of the devices in the differential-in, 
differential-out gain stages and boost the overall output resistance of the 
gain stage. The extent of cancellation of the negative and positive 
resistances can be made controllable based on the bias currents.  
 
3. Constant unity-gain bandwidth and phase margin of the op amp  
When using a simple Miller compensation scheme, the unity-gain 
bandwidth of the op amp depends on the transconductance of the input 
devices and the compensation capacitor. The transconductance of the input 
NMOS devices of the differential input pair can be designed to depend on 
a resistor and ratio of device widths, which can be made independent of 
the technology. Further, the phase margin can be expressed as a ratio of 
NMOS transconductances, which can be kept constant across different 




4. Current feedback, mg  boosted source followers 
The output of the op amps can be buffered using source followers, 
whose effective transconductance can be boosted using current feedback. 
Comparing with the simple source followers, the current-feedback source 
followers can achieve larger gain as well as bandwidth for less input 
capacitance, overall area, and power. They are mainly suited for driving 
small loads (like, 50 )  with small-signal inputs, because they have poor 
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